Background Calibration of Time-Interleaved ADCs with Polyphase Filters

被引:3
|
作者
Mafi, Hamidreza [1 ]
Ali, Mohamed [1 ]
Savaria, Yvon [1 ]
Honarparvar, Mohammad [2 ]
Ben-Hamida, Naim [2 ]
机构
[1] Polytech Montreal, Dept Elect Engn, Montreal, PQ, Canada
[2] Ciena Corp, Ottawa, ON, Canada
关键词
Analog-to-digital converter (ADC); time-interleaving ADC (TI-ADC); background calibration; SAR ADC;
D O I
10.1109/NEWCAS57931.2023.10198094
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the utilization of polyphase finite impulse response (FIR) filters for timing skew mismatch calibration in time-interleaved ADCs (TI-ADCs). Comparison of the output cross-correlation of the sub-ADCs are used to establish the timing skew mismatch estimation. Time shifts generation is the main requirement in this concept. A polyphase FIR filter is chosen to generate the required time shifts. This polyphase implementation can better deal with the operating speed requirement than conventional filter banks. The proposed approach evaluates the output cross-correlation function of the sub-ADCs from which we drive timing skews in all the sub-ADCs. This technique also benefits from eliminating the need for any extra reference sub-ADC(s) for timing-mismatch calibration. The proposed calibration scheme was implemented and simulated with MATLAB/Simulink. With the proposed technique, the signal-to-noise-and-distortion ratio (SNDR) of a specific test was enhanced from 24.2 dB to more than 58 dB in a 10-bit TI-ADC.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Timing-Skew Calibration Techniques in Time-Interleaved ADCs
    Gu, Mingyang
    Tao, Yunsong
    Zhong, Yi
    Jie, Lu
    Sun, Nan
    IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2025, 5 : 1 - 10
  • [32] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [33] A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs
    Park, Yunsoo
    Kim, Jintae
    Kim, Chulwoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (11) : 1889 - 1897
  • [34] A self-calibration technique for time-interleaved pipeline ADCs
    Hakkarainen, V
    Sumanen, L
    Aho, M
    Waltari, M
    Halonen, K
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 825 - 828
  • [35] A Timing Skew Calibration Method for Time-Interleaved FATI ADCs
    Akdikmen, Alper
    Bonizzoni, Edoardo
    Maloberti, Franco
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [36] A Statistic Based Time Skew Calibration Method for Time-Interleaved ADCs
    Lei, Qiu
    Zheng, Yuanjin
    Zhu, Di
    Siek, Liter
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2373 - 2376
  • [37] All-Digital Background Calibration Technique for Offset, Gain and Timing Mismatches in Time-Interleaved ADCs
    Ta V.-T.
    Hoang V.-P.
    Tran X.N.
    EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 2019, 6 (21)
  • [38] Fast convergent background calibration technique for timing mismatch in M-channel time-interleaved ADCs
    Xiong, Wei
    Zhang, Zhenwei
    Sun, Lin
    Liu, Yu
    Liu, Haijing
    Lang, Lili
    Dong, Yemin
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 153
  • [39] Joint background calibration of gain and timing mismatch errors with low hardware cost for time-interleaved ADCs
    Zhang, Jie
    Zhang, Hong
    Yang, Bo
    Zhang, Ruizhi
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (02) : 203 - 210
  • [40] A Sign-Equality-Based Background Timing-Mismatch Calibration Algorithm for Time-Interleaved ADCs
    Kang, Hyun-Wook
    Hong, Hyeok-Ki
    Park, Sanghoon
    Kim, Ki-Jin
    Ahn, Kwang-Ho
    Ryu, Seung-Tak
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (06) : 518 - 522