Understanding Distance-Dependent Variations for Analog Circuits in a FinFET Technology

被引:2
作者
Madhusudan, Meghna [1 ]
Poojary, Jitesh [1 ]
Sharma, Arvind K. [1 ]
Ramprasath, S. [1 ]
Kunal, Kishor [1 ]
Sapatnekar, Sachin S. [1 ]
Harjani, Ramesh [1 ]
机构
[1] Univ Minnesota, ECE Dept, Minneapolis, MN 55455 USA
来源
IEEE 53RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, ESSDERC 2023 | 2023年
关键词
Device variations; analog circuits; FinFET; measurement; modeling; common-centroid; DACs; MISMATCH;
D O I
10.1109/ESSDERC59256.2023.10268572
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Analog circuits are sensitive to device variations. Random device variations are well modeled and quantified in the literature, but analog-relevant distance-dependent device variation measurements have not been reported for newer technology nodes. To reduce the impact of distance-dependent variations, layout patterns such as common-centroid are often used. However, these patterns use larger area and have higher parasitics than clustered (NonCC) patterns in FinFET technologies where unit parasitics are higher and design rules are more complex. This work measures variations on multiple dies in a 12nm FinFET technology, each with about 10,000 devices, and models the distance-dependent component. We then apply these findings to show that NonCC patterns can be used in lower-resolution DACs to meet mismatch specifications while reducing layout area.
引用
收藏
页码:69 / 72
页数:4
相关论文
共 16 条
  • [1] Croon J., 2005, MATCHING PROPERTIES
  • [2] Elzinga H, 1996, ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, P173, DOI 10.1109/ICMTS.1996.535641
  • [3] Modeling within-Die spatial correlation effects for process-design co-optimization
    Friedberg, P
    Cao, Y
    Cain, J
    Wang, R
    Rabaey, J
    Spanos, C
    [J]. 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 516 - 521
  • [4] Giles M. D., 2015, 2015 Symposium on VLSI Technology, pT150, DOI 10.1109/VLSIT.2015.7223657
  • [5] Device mismatch and tradeoffs in the design of analog circuits
    Kinget, PR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) : 1212 - 1224
  • [6] CHARACTERIZATION AND MODELING OF MISMATCH IN MOS-TRANSISTORS FOR PRECISION ANALOG DESIGN
    LAKSHMIKUMAR, KR
    HADAWAY, RA
    COPELAND, MA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) : 1057 - 1066
  • [7] Loke A. L. S., 2018, P CICC, P1
  • [8] Maris Ferreira P., 2022, J INT CIRCUITS SYST, V17, P1
  • [9] Pelgrom M. J. M., 2022, Analog to Digital Conversion, V4th
  • [10] MATCHING PROPERTIES OF MOS-TRANSISTORS
    PELGROM, MJM
    DUINMAIJER, ACJ
    WELBERS, APG
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1433 - 1440