Experimenting with Emerging RISC-V Systems for Decentralised Machine Learning

被引:5
|
作者
Mittone, Gianluca [1 ]
Tonci, Nicolo [2 ]
Birke, Robert [1 ]
Colonnelli, Iacopo [1 ]
Medic, Doriana [1 ]
Bartolini, Andrea [3 ]
Esposito, Roberto [1 ]
Parisi, Emanuele [3 ]
Beneventi, Francesco [3 ]
Polato, Mirko [1 ]
Torquati, Massimo [2 ]
Benini, Luca [3 ]
Aldinucci, Marco [1 ]
机构
[1] Univ Turin, Turin, Italy
[2] Univ Pisa, Pisa, Italy
[3] Univ Bologna, Bologna, Italy
关键词
Federated Learning; Edge Computing; RISC-V; Energy Consumption; Green Computing;
D O I
10.1145/3587135.3592211
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Decentralised Machine Learning (DML) enables collaborative machine learning without centralised input data. Federated Learning (FL) and Edge Inference are examples of DML. While tools for DML (especially FL) are starting to flourish, many are not flexible and portable enough to experiment with novel processors (e.g., RISC-V), non-fully connected network topologies, and asynchronous collaboration schemes. We overcome these limitations via a domain-specific language allowing us to map DML schemes to an underlying middleware, i.e. the FastFlow parallel programming library. We experiment with it by generating different working DML schemes on x86-64 and ARM platforms and an emerging RISC-V one. We characterise the performance and energy efficiency of the presented schemes and systems. As a byproduct, we introduce a RISC-V porting of the PyTorch framework, the first publicly available to our knowledge.
引用
收藏
页码:73 / 83
页数:11
相关论文
共 50 条
  • [1] RISC-V Dives Into AI > Demand for machine learning means RISC-V chips will be everywhere
    Moore, Samuel K.
    IEEE SPECTRUM, 2022, 59 (04) : 5 - 7
  • [2] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522
  • [3] TeleVM: A Lightweight Virtual Machine for RISC-V Architecture
    Li, Tianzheng
    Cui, Enfang
    Wu, Yuting
    Wei, Qian
    Gao, Yue
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 121 - 124
  • [4] Investigation of RISC-V
    Frolov, V. A.
    Galaktionov, V. A.
    Sanzharov, V. V.
    PROGRAMMING AND COMPUTER SOFTWARE, 2021, 47 (07) : 493 - 504
  • [5] Investigation of RISC-V
    V. A. Frolov
    V. A. Galaktionov
    V. V. Sanzharov
    Programming and Computer Software, 2021, 47 : 493 - 504
  • [6] An integrated machine code monitor for a RISC-V processor on an FPGA
    Kaneko, Hiroaki
    Kanasugi, Akinori
    ARTIFICIAL LIFE AND ROBOTICS, 2020, 25 (03) : 427 - 433
  • [7] A Minimal RISC-V Vector Processor for Embedded Systems
    Johns, Matthew
    Kazmierski, Tom J.
    PROCEEDINGS OF THE 2020 FORUM FOR SPECIFICATION AND DESIGN LANGUAGES (FDL), 2020,
  • [8] An integrated machine code monitor for a RISC-V processor on an FPGA
    Hiroaki Kaneko
    Akinori Kanasugi
    Artificial Life and Robotics, 2020, 25 : 427 - 433
  • [9] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education
    Nitta, Christopher
    Kaloti, Aaron
    Wang, Shuotong
    PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150
  • [10] CORDIC Accelerator for RISC-V
    Yildiz, Recep Onur
    Yilmazer-Metin, Ayse
    2021 29TH TELECOMMUNICATIONS FORUM (TELFOR), 2021,