A Mixed Calibration Method of Time-to-Digital Converter for LiDAR Applications

被引：2
作者：
Ma, Jiaji [1 ]
Wang, Xiayu [1 ]
Ma, Rui [1 ]
Hu, Jin [1 ]
Li, Dong [1 ]
Liu, Yang [1 ]
Zhu, Zhangming [1 ]
机构：
[1] Xidian Univ, Sch Microelect, Shaanxi Key Lab Integrated Circuits & Syst, Xian 710071, Peoples R China
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2023年 / 70卷 / 02期
基金：
中国国家自然科学基金;
关键词：
Calibration; FCC; Codes; Approximation algorithms; Voltage; Clocks; Laser radar; Calibration method; TDC; LSB-first; LiDAR;
D O I：
10.1109/TCSII.2022.3213564
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This brief presents a mixed calibration method of time-to-digital converter (TDC) for Light Detection and Ranging (LiDAR) applications, which is primarily implemented by a feedback loop consisting of VCRO-based TDC, double-digital-to-analog converter (DDAC), encoder, sampling circuit, LSB-first algorithm (LSBFA) block, and analog buffer. Based on the external input frequency control code (FCC), the method automatically adjusts the DDAC output to control TDC. To ensure that the DDAC output meets the accuracy requirements, a voltage coverage strategy is proposed, which is implemented by an external code controlling the R-2R array. Furthermore, after the chip operation is stable, a voltage trimming approach is presented to avoid introducing drastic switching activity, which is implemented using an error comparator and an LSBFA block. The peak-to-peak INL and DNL of TDC are 1.81 LSB and 0.44 LSB, respectively.
引用
收藏
页码：436 / 440
页数：5
相关论文
共 50 条
[31]   Novel nonlinearity minimized time-to-digital converters with digital calibration technique [J].
P. Latha ;
R. Sivakumar ;
Y. V. Ramana Rao ;
Seok-Bum Ko .
Analog Integrated Circuits and Signal Processing, 2022, 113 :9-25
[32]   A hybrid time-to-digital converter based on residual time extraction and amplification [J].
Wu, Jin ;
Zhang, Wenlong ;
Yu, Xiangrong ;
Jiang, Qi ;
Zheng, Lixia ;
Sun, Weifeng .
MICROELECTRONICS JOURNAL, 2017, 63 :148-154
[33]   An FPGA Implementation of a Time-to-Digital Converter with a Ring Oscillator and Buffers [J].
Dinh Van Luan ;
Nguyen Xuan Truong ;
Lee, Hyuk-Jae .
2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2018, :392-393
[34]   A Vernier Time-to-Digital Converter With Delay Latch Chain Architecture [J].
Andersson, Niklas U. ;
Vesterbacka, Mark .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (10) :773-777
[35]   High-precision Time-to-Digital Converter in a FPGA device [J].
Aloisio, A. ;
Branchini, P. ;
Giordano, R. ;
Izzo, V. ;
Loffredo, S. .
2009 16TH IEEE-NPSS REAL TIME CONFERENCE, 2009, :283-+
[36]   The Design of a 0.15 ps High Resolution Time-to-Digital Converter [J].
Lee, Jongsuk ;
Moon, Yong .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (03) :334-341
[37]   High-precision Time-to-Digital Converter in a FPGA device [J].
Aloisio, A. ;
Branchini, P. ;
Giordano, R. ;
Izzo, V. ;
Loffredo, S. .
2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, :290-+
[38]   A 41 ps ASIC time-to-digital converter for physics experiments [J].
Russo, Stefano ;
Petra, Nicola ;
De Caro, Davide ;
Barbarino, Giancarlo ;
Strollo, Antonio G. M. .
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2011, 659 (01) :422-427
[39]   Design and Implementation of SAR ADC for Time-to-Digital Converter Application [J].
Cahyadi, Dicky ;
Kusumah, Rizky ;
Kumara, Gandhika ;
Salman, Amy Hamidah ;
Mas'ud, Achmad Fuad .
TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
[40]   A Fast-Locking Digital DLL with a High Resolution Time-to-Digital Converter [J].
Zhang, Dandan ;
Yang, Hai-gang ;
Chen, Zhujia ;
Li, Wei ;
Huang, Zhihong ;
Gao, Lijiang ;
Zhu, Wenrui .
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
12345