NOC-Based Multiple Low-Order Harmonic Currents Suppression Method

被引:8
|
作者
Lin, Zhile [1 ]
He, Liangzong [1 ]
Zhou, Hongyan [1 ]
Zhang, Jingyu [1 ]
Xiong, Zhenkun [1 ]
机构
[1] Xiamen Univ, Dept Elect Engn, Xiamen 361005, Peoples R China
基金
中国国家自然科学基金;
关键词
Harmonic analysis; Power harmonic filters; Large Hadron Collider; Capacitors; Registers; Harmonics suppression; Inductors; Iterative control strategy; low-order harmonic current (LHC); negative-order capacitor (NOC); power decoupling; SINGLE-PHASE INVERTERS; CURRENT MITIGATION-PWM; 2ND-HARMONIC CURRENT; CAPACITANCE REQUIREMENTS; RIPPLE SUPPRESSION; DYNAMIC-RESPONSE; POWER; REDUCTION; CONVERTER; ELIMINATION;
D O I
10.1109/TPEL.2022.3196918
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a microgrid system, the dc bus contains a significant amount of undesired low-order harmonic currents (LHC) when multiple converters of various types and with nonlinear behavior are connected. To address the issue, this article proposes an iterative control strategy based on a negative-order capacitor (NOC) branch on dc bus. In the proposed method, the reference voltage of decoupling capacitors in the NOC circuit is obtained based on the dc bus current. The voltage difference between the two decoupling capacitors is taken as the control objective, leaving little dc difference between the two capacitors and resulting in maximum LHC suppression ability. To refactor the reference voltage, a singularity points hunting strategy is proposed, helping to reduce the current spike. More importantly, the iterative control strategy is employed in the virtual current loop, decreasing steady-state error from device deviation or control deviation. Finally, an 800 W prototype is built to validate the effectiveness of the proposed method.
引用
收藏
页码:143 / 150
页数:8
相关论文
共 50 条
  • [1] Method of Multiple Low-order Harmonic Currents Suppression Based on Fractional-order Capacitor
    Lin Z.
    Zhang J.
    He L.
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2022, 42 (24): : 8921 - 8932
  • [2] Fractional-Order-Based Low-Order Harmonic Current Suppression Method Considering Asymmetrical Capacitor Parameters
    Zhang, Jingyu
    He, Liangzong
    Lin, Zhile
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (03) : 3775 - 3784
  • [3] Adaptive Low-Order Harmonic Currents Suppression in AC Power System Using Fractional-Order Circuit
    Lin, Zhile
    He, Liangzong
    Zhou, Hongyan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (10) : 4446 - 4457
  • [4] High-Precision Position Error Correction Method for the PMSM Based on Low-Order Harmonic Suppression
    Chen, Baodong
    Wang, Kun
    Le, Yun
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (04) : 4500 - 4512
  • [5] Low-Order Harmonic Current Suppression Method Based on Adaptive Fractional-Order Capacitor Considering Parameters Error
    Lin, Zhile
    He, Liangzong
    Zhou, Hongyan
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (10) : 13074 - 13084
  • [6] Aggregation characteristic of low-order harmonic currents in residential low-voltage networks
    Blanco, Ana Maria
    Meyer, Jan
    Schegner, Peter
    2017 IEEE MANCHESTER POWERTECH, 2017,
  • [7] A new hybrid filter based on differential current control method for low-order harmonic suppression in Tokamak power system
    Lu, Jing
    Fu, Peng
    Li, Jun
    Mao, Huafeng
    Shen, Xianshun
    Xu, Liuwei
    Wu, Yanan
    INTERNATIONAL JOURNAL OF ENERGY RESEARCH, 2018, 42 (01) : 82 - 90
  • [8] Parallel Test Method for NoC-Based SoCs
    Ansari, Muhammad Adil
    Song, Jeahoon
    Kim, Minchul
    Park, Sungju
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 116 - +
  • [9] Low power circuits for NoC-Based SoC Design
    Song, Zhaohui
    Ma, Guangsheng
    Song, Dalei
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2172 - +
  • [10] Duplicated Execution Method for NoC-based Multiple Processor Systems with Restricted Private Memories
    Imai, Masashi
    Yoneda, Tomohiro
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 463 - 471