Logic-In-Memory Characteristics of Reconfigurable Feedback Field-Effect Transistors with Double-Gated Structure

被引:1
|
作者
Shin, Yunwoo [1 ]
Son, Jaemin [1 ]
Jeon, Juhee [1 ]
Cho, Kyoungah [1 ]
Kim, Sangsig [1 ]
机构
[1] Korea Univ, Dept Elect Engn, 145 Anam Ro, Seoul 02841, South Korea
基金
新加坡国家研究基金会;
关键词
double-gated structures; inverters; logic-in-memory; positive feedback loop mechanisms; reconfigurable; DESIGN;
D O I
10.1002/aelm.202300132
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The reconfigurable feedback field-effect transistors (R-FBFETs) with a double-gated structure are designed and the logic and memory operations of a logic-in-memory (LIM) inverter comprising two R-FBFETs are investigated. The R-FBFETs exhibit an extremely low subthreshold swing of approximate to 1 mV dec(-1), a high on/off current ratio of approximate to 10(7), and a long retention time of 10 s, owing to a positive feedback loop mechanism. The on-current ratio of the p- to n-channel modes is 1.03, which indicates a high degree of reconfigurability. The LIM inverter retains the output logic "1" and "0" states for over 50 s under zero-bias conditions. The symmetric reconfigurable switching and memory operations of the R-FBFETs enable the LIM inverter to perform logic and memory operations for a long retention time without a power supply.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Design of Thin-Body Double-Gated Vertical-Channel Tunneling Field-Effect Transistors for Ultralow-Power Logic Circuits
    Sun, Min-Chul
    Kim, Sang Wan
    Kim, Hyun Woo
    Kim, Garam
    Kim, Hyungjin
    Lee, Jong-Ho
    Shin, Hyungcheol
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (04)
  • [22] Design of thin-body double-gated vertical-channel tunneling field-effect transistors for ultralow-power logic circuits
    Inter-University Semiconductor Research Center, School of Electrical Engineering and Computer Science, Seoul National University, Seoul 151-744, Korea, Republic of
    不详
    Jpn. J. Appl. Phys., 4 PART 2
  • [23] Bias-temperature instability on the back gate of single-layer double-gated graphene field-effect transistors
    Illarionov, Yury Yu.
    Waltl, Michael
    Smith, Anderson D.
    Vaziri, Sam
    Ostling, Mikael
    Lemme, Max C.
    Grasser, Tibor
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
  • [24] Memory effect of diamond in-plane-gated field-effect transistors
    Sumikawa, Y
    Banno, T
    Kobayashi, K
    Itoh, Y
    Umezawa, H
    Kawarada, H
    APPLIED PHYSICS LETTERS, 2004, 85 (01) : 139 - 141
  • [25] Investigation on floating-gate field-effect transistor for logic-in-memory application
    Kim, Sueyeon
    Cho, Sangki
    Choi, Insoo
    Kang, Myounggon
    Baik, Seungjae
    Jeon, Jongwook
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2023, 56 (49)
  • [26] Interplay between Hot Carrier and Bias Stress Components in Single-Layer Double-Gated Graphene Field-Effect Transistors
    Illarionov, Yury
    Waltl, Michael
    Smith, Anderson
    Vaziri, Sam
    Ostling, Mikael
    Lemme, Max
    Grasser, Tibor
    ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 172 - 175
  • [27] Double-Gated Ferroelectric-Gate Field-Effect-Transistor for Processing in Memory
    Kim, Munhyeon
    Lee, Kitae
    Kim, Sihyun
    Lee, Jong-Ho
    Park, Byung-Gook
    Kwon, Daewoong
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (11) : 1607 - 1610
  • [28] Highly Reconfigurable Logic-In-Memory Operations in Tunable Gaussian Transistors for Multifunctional Image Processing
    Sang, Weihui
    Xiang, Du
    Cao, Yi
    Tan, Feixia
    Han, Zichao
    Songlu, Wenyu
    Zhou, Peng
    Liu, Tao
    ADVANCED FUNCTIONAL MATERIALS, 2024, 34 (04)
  • [29] Logic-in-memory application of ferroelectric-based WS2-channel field-effect transistors for improved area and energy efficiency
    Kim, Huijun
    Park, Juhwan
    Jung, Hanggyo
    Ra, Changho
    Jeon, Jongwook
    NPJ 2D MATERIALS AND APPLICATIONS, 2024, 8 (01)
  • [30] Logic-in-memory application of ferroelectric-based WS2-channel field-effect transistors for improved area and energy efficiency
    Huijun Kim
    Juhwan Park
    Hanggyo Jung
    Changho Ra
    Jongwook Jeon
    npj 2D Materials and Applications, 8