Logic-In-Memory Characteristics of Reconfigurable Feedback Field-Effect Transistors with Double-Gated Structure

被引:1
|
作者
Shin, Yunwoo [1 ]
Son, Jaemin [1 ]
Jeon, Juhee [1 ]
Cho, Kyoungah [1 ]
Kim, Sangsig [1 ]
机构
[1] Korea Univ, Dept Elect Engn, 145 Anam Ro, Seoul 02841, South Korea
基金
新加坡国家研究基金会;
关键词
double-gated structures; inverters; logic-in-memory; positive feedback loop mechanisms; reconfigurable; DESIGN;
D O I
10.1002/aelm.202300132
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The reconfigurable feedback field-effect transistors (R-FBFETs) with a double-gated structure are designed and the logic and memory operations of a logic-in-memory (LIM) inverter comprising two R-FBFETs are investigated. The R-FBFETs exhibit an extremely low subthreshold swing of approximate to 1 mV dec(-1), a high on/off current ratio of approximate to 10(7), and a long retention time of 10 s, owing to a positive feedback loop mechanism. The on-current ratio of the p- to n-channel modes is 1.03, which indicates a high degree of reconfigurability. The LIM inverter retains the output logic "1" and "0" states for over 50 s under zero-bias conditions. The symmetric reconfigurable switching and memory operations of the R-FBFETs enable the LIM inverter to perform logic and memory operations for a long retention time without a power supply.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Logic-in-Memory Operation of Ternary NAND/NOR Universal Logic Gates using Double-Gated Feedback Field-Effect Transistors
    Son, Jaemin
    Shin, Yunwoo
    Cho, Kyoungah
    Kim, Sangsig
    ADVANCED ELECTRONIC MATERIALS, 2023, 9 (04)
  • [2] Reconfigurable Logic-In-Memory Cell Comprising Triple-Gated Feedback Field-Effect Transistors
    Han, Jongseong
    Son, Jaemin
    Jeon, Juhee
    Shin, Yunwoo
    Cho, Kyoungah
    Kim, Sangsig
    ADVANCED ELECTRONIC MATERIALS, 2023, 9 (12)
  • [3] Reconfigurable logic-in-memory circuits with ferroelectric nanosheet field-effect transistors
    Cheng, Tian-Tong
    Li, Jia-Cheng
    Yang, Yu-Xi
    Li, Qiang
    Hsu, Hsiao-Hsuan
    Zheng, Zhi-Wei
    PHYSICA SCRIPTA, 2024, 99 (12)
  • [4] Binary and ternary logic-in-memory using nanosheet feedback field-effect transistors with triple-gated structure
    Han, Jongseong
    Son, Jaemin
    Ryu, Seungho
    Cho, Kyoungah
    Kim, Sangsig
    SCIENTIFIC REPORTS, 2024, 14 (01)
  • [5] Binary and ternary logic-in-memory using nanosheet feedback field-effect transistors with triple-gated structure
    Jongseong Han
    Jaemin Son
    Seungho Ryu
    Kyoungah Cho
    Sangsig Kim
    Scientific Reports, 14
  • [6] Logic and memory functions of an inverter comprising reconfigurable double gated feedback field effect transistors
    Jeon, Juhee
    Woo, Sola
    Cho, Kyoungah
    Kim, Sangsig
    SCIENTIFIC REPORTS, 2022, 12 (01)
  • [7] Logic and memory functions of an inverter comprising reconfigurable double gated feedback field effect transistors
    Juhee Jeon
    Sola Woo
    Kyoungah Cho
    Sangsig Kim
    Scientific Reports, 12
  • [8] NAND and NOR logic-in-memory comprising silicon nanowire feedback field-effect transistors
    Yejin Yang
    Juhee Jeon
    Jaemin Son
    Kyoungah Cho
    Sangsig Kim
    Scientific Reports, 12
  • [9] NAND and NOR logic-in-memory comprising silicon nanowire feedback field-effect transistors
    Yang, Yejin
    Jeon, Juhee
    Son, Jaemin
    Cho, Kyoungah
    Kim, Sangsig
    SCIENTIFIC REPORTS, 2022, 12 (01)
  • [10] Inverting logic-in-memory cells comprising silicon nanowire feedback field-effect transistors
    Park, Young-Soo
    Lim, Doohyeok
    Son, Jaemin
    Jeon, Juhee
    Cho, Kyoungah
    Kim, Sangsig
    NANOTECHNOLOGY, 2021, 32 (22)