Securing NFV/SDN IoT Using VNFs Over a Compute-Intensive Hardware Resource in NFVI

被引:4
作者
Chin, Wen-Long [1 ]
Ko, Hsin-An [1 ]
Chen, Ning-Wen [1 ]
Chen, Pin-Wei [1 ]
Jiang, Tao [2 ]
机构
[1] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 701, Taiwan
[2] Huazhong Univ Sci & Technol, Sch Cyber Sci & Engn, Res Ctr 6G Mobile Commun, Wuhan 430074, Hubei, Peoples R China
来源
IEEE NETWORK | 2023年 / 37卷 / 06期
关键词
ARCHITECTURES;
D O I
10.1109/MNET.135.2200558
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Network Function Virtualization (NFV) and Software- Defined Networking (SDN) are network paradigms for flexibly deploying future networks while guaranteeing security service requirements. This work designs Virtual Network Functions (VNFs) through a Compute-Intensive (CI) hardware resource in Network Function Virtualization Infrastructure (NFVI). The proposed NFVI is characterized by a multi-channel cryptosystem, which can be virtualized as a plurality of VNFs, that is, crypto engines, and each crypto engine is logically dedicated to an NFV/SDN Internet of Things (IoT) device, which does not have or has limited security capability owing to resource constraints. To enhance the performance of a cryptosystem, the accelerator circuit is often deeply pipelined and unrolled. However, to fulfill the popular feedback operation modes, the throughput of the pipelined and unrolled cryptosystem that implements a block cipher, say Advanced Encryption Standard (AES), can deteriorate even lower than that without these techniques. To solve this problem, we design a pipelined and unrolled multi- channel cryptosystem, which can be integrated into NFVI edge servers, with feedback operation mode for the NFV/SDN IoT. As a result, the combinational logics of a block cipher with feedback can be shared by plenty of IoT devices to enhance the hardware efficiency as well. Moreover, in addition to briefly review several AES designs, the fastest AES design is derived by shortening its critical path to only a logic gate of multiplexer or Exculsive OR (XOR) gate.
引用
收藏
页码:248 / 254
页数:7
相关论文
共 15 条
[11]   High Throughput/Gate AES Hardware Architectures Based on Datapath Compression [J].
Ueno, Rei ;
Homma, Naofumi ;
Morioka, Sumio ;
Miura, Noriyuki ;
Matsuda, Kohei ;
Nagata, Makoto ;
Bhasin, Shivam ;
Mathieu, Yves ;
Graba, Tarik ;
Danger, Jean-Luc .
IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (04) :534-548
[12]   Data Security and Privacy Challenges of Computing Offloading in FINs [J].
Wang, Fei ;
Diao, Boyu ;
Sun, Tao ;
Xu, Yongjun .
IEEE NETWORK, 2020, 34 (02) :14-20
[13]   Toward a Software-Based Network: Integrating Software Defined Networking and Network Function Virtualization [J].
Wood, Timothy ;
Ramakrishnan, K. K. ;
Hwang, Jinho ;
Liu, Grace ;
Zhang, Wei .
IEEE NETWORK, 2015, 29 (03) :36-41
[14]  
Zhang X., 2003, IEEE Circuits Syst. Mag., V2, P24
[15]   High-speed VLSI architectures for the AES algorithm [J].
Zhang, XM ;
Parhi, KK .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (09) :957-967