Effect of time-modulation bias on polysilicon gate etching

被引:3
|
作者
Morimoto, Michikazu [1 ,2 ]
Tanaka, Motohiro [1 ]
Koga, Kazunori [3 ,4 ]
Shiratani, Masaharu [3 ]
机构
[1] Hitachi High Tech Corp, Kudamatsu, Yamaguchi 7440002, Japan
[2] Kyushu Univ, Grad Sch Informat Sci & Elect Engn, Nishi Ku, Fukuoka 8190395, Japan
[3] Kyushu Univ, Fac Informat Sci & Elect Engn, Nishi Ku, Fukuoka 8190395, Japan
[4] Natl Inst Nat Sci, Ctr Novel Sci Initiat, Nishi Ku, Tokyo 1050001, Japan
关键词
plasma etching; time-modulation; bias pulsing; electron cyclotron resonance; microwave plasma; CHARGE BUILDUP; PLASMA; REDUCTION; DAMAGE; SI; MECHANISM;
D O I
10.35848/1347-4065/acc7ab
中图分类号
O59 [应用物理学];
学科分类号
摘要
The etching characteristics were studied via time-modulation bias (bias pulsing) by varying the pulsing parameters. The etch profiles were verified using polysilicon gate structures with dense and isolated patterns. Ion energy was defined as the peak-to-peak voltage (V (pp)) controlled by the RF bias power. The durations of the on period and off period (off time) of bias pulsing were adjusted by the pulse frequency and duty cycle. Profile evolution was observed in the variations in V (pp) and off time. Increasing the ion energy induced vertical profiles of dense patterns and the tapered profiles of isolated patterns. Extending the off time of bias pulsing induced tapered profiles of dense patterns and vertical profiles of isolated patterns. These results indicated that increasing the ion energy and pulse off time simultaneously was the direction to achieve anisotropic etch profiles for both the isolated and dense patterns.
引用
收藏
页数:13
相关论文
共 50 条
  • [21] Reduction of charging damage of gate oxide by time modulation bias method
    Ono, Tetsuo
    Oomoto, Yutaka
    Mizutani, Tatsumi
    Yoshioka, Ken
    Ogawa, Yoshibumi
    Kofuji, Naoyuki
    Izawa, Masaru
    Goto, Yasuo
    Kure, Tokuo
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 1999, : 167 - 170
  • [22] Effect of wafer bias frequency on microtrenching during high selective gate etching
    Morioka, H.
    Hasegawa, A.
    Ishida, T.
    Abe, N.
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 1999, : 159 - 162
  • [23] Control of etching-product-dependent shape and selectivity in gate polysilicon reactive ion etching
    Sato, Masaaki
    Arita, Yoshinobu
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1998, 16 (03):
  • [24] Control of etching-product-dependent shape and selectivity in gate polysilicon reactive ion etching
    Sato, M
    Arita, Y
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (03): : 1038 - 1042
  • [25] Surface analysis of polysilicon gate etching by pulsed-microwave plasma
    Matsui, Miyako
    Morimoto, Michikazu
    Ikeda, Norihiko
    Yokogawa, Kenetsu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (03)
  • [26] Stress evolution and notch formation during polysilicon gate electrode etching
    Vyvoda, MA
    Graves, DB
    THIN-FILMS - STRESSES AND MECHANICAL PROPERTIES VII, 1998, 505 : 433 - 438
  • [27] Effect of additive gases on dimension control during Cl2-based polysilicon gate etching
    Hyundai Electronics Industries Co, Ltd, Ichon, Korea, Republic of
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 7 (3889-3893):
  • [28] Effect of additive gases on dimension control during Cl2-based polysilicon gate etching
    Lee, HS
    Jun, BJ
    Lee, DD
    Baik, KH
    Seol, YS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1998, 37 (07): : 3889 - 3893
  • [29] Digital time-modulation pixel memory circuit in LTPS technology
    Chen, Szu-Han
    Ker, Ming-Dou
    Wang, Tzu-Ming
    JOURNAL OF THE SOCIETY FOR INFORMATION DISPLAY, 2011, 19 (08) : 539 - 546
  • [30] Gate bias stress in hydrogenated and unhydrogenated polysilicon thin film transistors
    LUSAC, Octeville, France
    Microelectronics Reliability, 1998, 38 (6-8): : 1149 - 1153