Effect of P plus Source Pattern in 4H-SiC Trench-Gate MOSFETs on Low Specific On-Resistance

被引:0
作者
Jeong, Jee-Hun [1 ]
Jang, Min-Seok [1 ]
Seok, Ogyun [2 ]
Lee, Ho-Jun [1 ]
机构
[1] Pusan Natl Univ, Dept Elect Engn, Pusan 46241, South Korea
[2] Kumoh Natl Inst Technol, Sch Elect Engn, Gumi 39177, South Korea
来源
APPLIED SCIENCES-BASEL | 2023年 / 13卷 / 01期
关键词
silicon carbide; 4H-SiC; trench-gate MOSFETs; 3D-simulation; design consideration; specific on-resistance; forward blocking; figure-of-merit; DESIGN; 4H;
D O I
10.3390/app13010107
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Novel 1.7-kV 4H-SiC trench-gate MOSFETs (TMOSFETs) with a grid pattern and a smaller specific on-resistance are proposed and demonstrated via numerical simulations. The proposed TMOSFETs provide a reduced cell pitch compared with TMOSFETs with square and stripe patterns. Although TMOSFETs with a grid pattern reduce the channel area by approximately 10%, the cell density is increased by approximately 35%. Consequently, the specific on-resistance of the grid pattern is less than that of the square and stripe patterns. The forward blocking characteristics of the grid pattern are increased by the reduced impact ionization rate at the P/N junction. As a result, the figure-of-merit (FOM) of the grid pattern is increased by approximately 33%.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Numerical Study of 4H-SiC UMOSFETs with Split-Gate and P plus Shielding
    Jiang, Jheng-Yi
    Wu, Tian-Li
    Zhao, Feng
    Huang, Chih-Fang
    ENERGIES, 2020, 13 (05)
  • [22] Low on-resistance in 4H-SiC RESURF JFETs fabricated with dry process for implantation metal mask
    Masuda, Takeyoshi
    Fujikawa, Kazuhiro
    Shibata, Kaoru
    Tamaso, Hideto
    Hatsukawa, Satoshi
    Tokuda, Hitoki
    Saegusa, Akihiko
    Namikawa, Yasuo
    Hayashi, Hideki
    SILICON CARBIDE AND RELATED MATERIALS 2005, PTS 1 AND 2, 2006, 527-529 : 1203 - +
  • [23] An improved 4H-SiC trench MOS barrier Schottky diode with current spreading layer and low resistance layer
    Ge, Hai-tao
    Zhen, Wang-zi-xuan
    Yu, Cheng-hao
    Yamamoto, Masayuki
    Zhao, Wen-sheng
    Guo, Hao-min
    Wu, Xiao-dong
    MICROELECTRONICS JOURNAL, 2024, 154
  • [24] A 1200-V-Class Ultra-Low Specific On-Resistance SiC Lateral MOSFET With Double Trench Gate and VLD Technique
    Kong, Moufu
    Hu, Zewei
    Gao, Jiacheng
    Chen, Zongqi
    Zhang, Bingke
    Yang, Hongqiang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 83 - 88
  • [25] Demonstration of High Voltage (15kV) Split-Gate 4H-SiC MOSFETs
    Lynch, Justin
    Yun, Nick
    Morgan, Adam J.
    Sung, Woongje
    Deckman, Igal
    Rossman, Dennis
    Kim, Sung
    Nguyen, Duy-Son
    Seo, Jin-Ho
    Habersat, Daniel
    Hinojosa, Miguel
    Green, Ronald
    Lelis, Aivars
    2021 IEEE 8TH WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA), 2021, : 95 - 100
  • [26] Investigations of 4H-SiC trench MOSFET with integrated high-K deep trench and gate dielectric
    Yao, Jiafei
    Liu, Yuao
    Li, Ang
    Han, Xue
    Yao, Qing
    Yang, Kemeng
    Li, Man
    Chen, Jing
    Zhang, Maolin
    Zhang, Jun
    Guo, Yufeng
    IET POWER ELECTRONICS, 2024, 17 (07) : 869 - 877
  • [27] Low Switching Loss Split-Gate 4H-SiC MOSFET With Integrated Heterojunction Diode
    Xu, Hai-Yong
    Wang, Ying
    Bao, Meng-Tian
    Cao, Fei
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 554 - 561
  • [28] Ultra-low specific on-resistance SOI double-gate trench-type MOSFET
    雷天飞
    罗小蓉
    葛锐
    陈曦
    王元刚
    姚国亮
    蒋永恒
    张波
    李肇基
    半导体学报, 2011, 32 (10) : 49 - 52
  • [29] Simulation Study of 4H-SiC Trench Insulated Gate Bipolar Transistor with Low Turn-Off Loss
    Mao, Hong-kai
    Wang, Ying
    Wu, Xue
    Su, Fang-wen
    MICROMACHINES, 2019, 10 (12)
  • [30] An ultra-low specific on-resistance trench LDMOS with a U-shaped gate and accumulation layer
    李鹏程
    罗小蓉
    罗尹春
    周坤
    石先龙
    张彦辉
    吕孟山
    Chinese Physics B, 2015, 24 (04) : 403 - 408