共 147 条
- [1] Compute Caches [J]. 2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 481 - 492
- [2] A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing [J]. 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 105 - 117
- [3] PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture [J]. 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 336 - 348
- [4] Data Reorganization in Memory Using 3D-stacked DRAM [J]. 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 131 - 143
- [5] Alpaydin E., 2020, INTRO MACHINE LEARNI, P498, DOI DOI 10.7551/MITPRESS/13811.001.0001
- [6] Ambrosi J, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), P141
- [7] AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM [J]. PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
- [8] CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator [J]. 2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
- [10] PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for Machine Learning Inference [J]. TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), 2019, : 715 - 731