Diagnostic Test Point Insertion and Test Compaction

被引:0
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Diagnostic test set; logic diagnosis; test compaction; test generation; test points; SCAN; DIAGNOSABILITY; TESTABILITY; DESIGN;
D O I
10.1109/TVLSI.2022.3218924
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test points are inserted into a circuit to improve its testability or diagnosability. The diagnosability goal may be to reduce the number of indistinguished fault pairs, increase the accuracy of logic diagnosis, or reduce the number of diagnostic tests. This article describes a test point insertion procedure, combined with a test compaction procedure, whose goal is to reduce the number of tests in a diagnostic test set, and bring it closer to the number of tests in a fault detection test set. A test point allows a fan-out branch to assume values that are different from those of the fan-out stem. Effectively, the fan-out branch becomes an independent input. The test compaction procedure reduces the number of tests in two ways: 1) by utilizing the extra inputs created when test points are inserted and 2) a diagnostic test set typically consists of a fault detection test set followed by diagnostic tests. The test compaction procedure modifies the diagnostic test set to use all the tests as both fault detection and diagnostic tests. Experimental results for single stuck-at faults in benchmark circuits demonstrate the effectiveness of this approach in producing diagnostic test sets whose numbers of tests are closer to those of compact fault detection test sets while preserving the accuracy of logic diagnosis.
引用
收藏
页码:276 / 285
页数:10
相关论文
共 39 条
[1]  
Abramovici M., 1995, DIGITAL SYSTEMS TEST
[2]  
Acero Cesar, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342383
[3]   Embedded Deterministic Test Points [J].
Acero, Cesar ;
Feltham, Derek ;
Liu, Yingdi ;
Moghaddam, Elham ;
Mukherjee, Nilanjan ;
Patyra, Marek ;
Rajski, Janusz ;
Reddy, Sudhakar M. ;
Tyszer, Jerzy ;
Zawada, Justyna .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (10) :2949-2961
[4]   A novel test generation methodology for adaptive diagnosis [J].
Adapa, Rajsekhar ;
Flanigan, Edward ;
Tragoudas, Spyros .
ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, :242-245
[5]  
Amyeen M. E., 2016, PROC INT TEST CONF, P1
[6]   A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction [J].
Amyeen, M. Enamul ;
Pomeranz, Irith ;
Venkataraman, Srikanth .
2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, :138-143
[7]  
Chen HJ, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P613, DOI 10.1109/ICCD.2015.7357172
[8]   Test Chips With Scan-Based Logic Arrays [J].
Chen, Yu-Hsiang ;
Hsu, Chia-Ming ;
Lee, Kuen-Jong .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) :790-802
[9]   Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test [J].
Eggersgluess, Stephan ;
Holst, Stefan ;
Tille, Daniel ;
Miyase, Kohei ;
Wen, Xiaoqing .
2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, :173-178
[10]   Improving Fault Isolatioin using Iterative Diagnosis [J].
Gearhardt, Kevin ;
Schuermyer, Chris ;
Guo, Ruifeng .
ISTFA 2008: CONFERENCE PROCEEDINGS FROM THE 34TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2008, :390-+