Mixed-type wafer defect detection based on multi-branch feature enhanced residual module

被引:11
作者
Chen, Shouhong [2 ]
Huang, Zhentao [2 ]
Wang, Tao [2 ]
Hou, Xingna [1 ,2 ]
Ma, Jun [2 ]
机构
[1] Guilin Univ Elect Technol, Sch Architecture & Transportat Engn, Guilin, Peoples R China
[2] Guilin Univ Elect Technol, Sch Elect Engn & Automat, Guangxi Key Lab Automat Detecting Technol & Instru, Guilin, Peoples R China
基金
中国国家自然科学基金;
关键词
Semiconductor manufacturing; Wafer map; Defect detection; Feature enhancement; RECOGNITION;
D O I
10.1016/j.eswa.2023.122795
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Wafer testing is crucial in semiconductor manufacturing. Accurate identification of wafer defects enables precise localization of manufacturing issues, thereby enhancing chip production yield. Mixed-type wafer defect patterns are complex, resulting from the combination of different single-type defects, exhibiting variations in shape, size, and distribution. Currently, most deep learning models for classifying mixed-type wafer defect patterns are complex and require further refinement to enhance their effectiveness. Therefore, this study proposes a deep learning model called MER-Net (Multi-branch Feature Enhanced Residual Network). By adjusting deformable convolution and Ghost convolution, a multi-branch feature enhanced residual module is crafted. This module serves as the foundation for a deep learning model designed to classify mixed-type wafer defects. To validate the effectiveness of the proposed model, experiments were conducted using a dataset comprising 38 types of mixedtype wafer defects. The experimental results reveal that this method achieves a recognition accuracy of 98.84% on the mixed-type wafer defect dataset. In comparison to existing deep learning models, this method demonstrates higher accuracy and superior performance. These findings further underscore the feasibility and effectiveness of the approach presented in this study.
引用
收藏
页数:12
相关论文
共 31 条
[1]  
Batool U, 2020, 2020 16TH IEEE INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING & ITS APPLICATIONS (CSPA 2020), P230, DOI [10.1109/cspa48992.2020.9068669, 10.1109/CSPA48992.2020.9068669]
[2]   Wafer map defect pattern detection method based on improved attention mechanism [J].
Chen, Shouhong ;
Liu, Meiqi ;
Hou, Xingna ;
Zhu, Ziren ;
Huang, Zhentao ;
Wang, Tao .
EXPERT SYSTEMS WITH APPLICATIONS, 2023, 230
[3]   Wafer map failure pattern recognition based on deep convolutional neural network [J].
Chen, Shouhong ;
Zhang, Yuxuan ;
Hou, Xingna ;
Shang, Yuling ;
Yang, Ping .
EXPERT SYSTEMS WITH APPLICATIONS, 2022, 209
[4]   AI classification of wafer map defect patterns by using dual-channel convolutional neural network [J].
Chen, Shouhong ;
Zhang, Yuxuan ;
Yi, Mulan ;
Shang, Yuling ;
Yang, Ping .
ENGINEERING FAILURE ANALYSIS, 2021, 130
[5]   Applying Data Augmentation and Mask R-CNN-Based Instance Segmentation Method for Mixed-Type Wafer Maps Defect Patterns Classification [J].
Chiu, Ming-Chuan ;
Chen, Tao-Ming .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2021, 34 (04) :455-463
[6]  
Dai JF, 2017, Arxiv, DOI arXiv:1703.06211
[7]   Mulitusercontext-awarecomputation offloading in mobile edge computing based on Bayesian learning automata [J].
Farahbakhsh, Fariba ;
Shahidinejad, Ali ;
Ghobaei-Arani, Mostafa .
TRANSACTIONS ON EMERGING TELECOMMUNICATIONS TECHNOLOGIES, 2021, 32 (01)
[8]   GhostNet: More Features from Cheap Operations [J].
Han, Kai ;
Wang, Yunhe ;
Tian, Qi ;
Guo, Jianyuan ;
Xu, Chunjing ;
Xu, Chang .
2020 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2020, :1577-1586
[9]   Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects [J].
Hansen, MH ;
Nair, VN ;
Friedman, DJ .
TECHNOMETRICS, 1997, 39 (03) :241-253
[10]   Deep Residual Learning for Image Recognition [J].
He, Kaiming ;
Zhang, Xiangyu ;
Ren, Shaoqing ;
Sun, Jian .
2016 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2016, :770-778