An Ultra-Low-Noise Buck Converter for Noise-Sensitive Applications

被引:3
作者
Rad, Amir Besharati [1 ]
Kargaran, Masoud [1 ]
Moosavi, Seyed Mohamad Razi [2 ]
Meghdadi, Masoud [3 ]
Medi, Ali [1 ,4 ]
机构
[1] Sharif Univ Technol, Dept Elect Engn, Tehran 111551639, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran 111551639, Iran
[3] Shahid Beheshti Univ, Fac Elect Engn, Tehran 1983969411, Iran
[4] Sharif Univ Technol, Fac Elect Engn, Tehran 111551639, Iran
关键词
DC-DC converter; external clock synchronization of dc-dc converters; pseudo average current-mode control (ACMC); ultra-low-noise buck; DC-DC CONVERTER; DESIGN; MODULATION; REDUCTION;
D O I
10.1109/TPEL.2023.3335335
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An ultra-low-noise buck converter for noise-sensitive applications is presented, which utilizes a novel pseudo average current-mode control (ACMC) with an adaptive ramp generator to decrease the baseband noise. Also, in order to suppress electromagnetic interference (EMI) and high-frequency spurs, spread spectrum and secondary filter are used, respectively. The proposed ACMC buck converter suppresses the switching frequency perturbation effect on the output voltage, and as a result in the spread spectrum condition, only a small amount of noise is added to the output voltage in the baseband frequency. For the spread spectrum with an external clock, a phase-locked loop is used, which synchronizes the internal oscillator and adapts the ramp generator slope to suppress spread spectrum baseband noise. The proposed ACMC converter achieves only 58 mu Vrms noise in 100 Hz-100 kHz frequency range. Also, a +/- 10% random spread spectrum architecture suppresses the EMI level by 11 dB while achieving only 88 mu Vrms and 156 mu Vrms noise for internal and external clock synchronization, respectively. The peak efficiency of the converter is 95% and the output voltage disturbance is 100 mV at a 2-A load step with 16 mu s settling time. The proposed design is implemented on a 180-nm BCD technology occupying a 1.65x3.70 mm2 die size.
引用
收藏
页码:2169 / 2179
页数:11
相关论文
共 29 条
[1]   A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a ΔΣ-Modulator Controller With a Scalable Sampling Frequency [J].
Alghamdi, Mohammad K. ;
Hamoui, Anas A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) :841-851
[2]  
Analog Devices, 2019, ADP5014 Datasheet
[3]  
[Anonymous], 2021, TPS62912, TPS62913 Datasheet
[4]   Analysis and Design Techniques for Supply-Noise Mitigation in Phase-Locked Loops [J].
Arakali, Abhijith ;
Gondi, Srikanth ;
Hanumolu, Pavan Kumar .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) :2880-2889
[5]   A New Improved Second-Order Delta-Sigma-Modulation Buck Converter With Low-Noise and Transient-Acceleration Loops [J].
Chen, Jiann-Jong ;
Hwang, Yuh-Shyan ;
Ku, Yitsen ;
Chen, Jian-An ;
Lai, Chien-Hung .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (01) :64-73
[6]   A Low Switching Noise and High-Efficiency Buck Converter Using a Continuous-Time Reconfigurable Delta-Sigma Modulator [J].
Cho, Young-Kyun ;
Kim, Myung-Don ;
Kim, Choul-Young .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (12) :10501-10511
[7]  
Erickson RW., 2007, FUNDAMENTALS POWER E
[8]   Design of PWM Ramp Signal in Voltage-Mode CCM Random Switching Frequency Buck Converter for Conductive EMI Reduction [J].
Ho, Edward N. Y. ;
Mok, Philip K. T. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (02) :505-515
[9]   High-Efficiency Low-EMI Buck Converter Using Multistep PWL and PVT Insensitive Oscillator [J].
Huang, Hong-Yi ;
Villaruz, Harreez M. ;
Mapula, Nieva M. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (08) :9325-9332
[10]   An Improved Optimum-Damping Current-Mode Buck Converter With Fast-Transient Response and Small-Transient Voltage Using New Current Sensing Circuits [J].
Hwang, Yuh-Shyan ;
Chen, Jiann-Jong ;
Ku, Yi-Tsen ;
Yang, Jhan-Yi .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2021, 68 (10) :9505-9514