DESIGN AND IMPLEMENTATION OF MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCHING COMPONENTS

被引:0
作者
Velayutham, Jayakumar [1 ]
Ramasamy, Karthikeyan [1 ]
机构
[1] M Kumarasamy Coll Engn, Dept Elect & Elect Engn, Karur 639113, India
来源
COMPTES RENDUS DE L ACADEMIE BULGARE DES SCIENCES | 2024年 / 77卷 / 01期
关键词
multilevel inverter; pulse width modulation; level number per switch ratio; component per level factor; total harmonic distortion; INTEGRATION; CONVERTER; NUMBER;
D O I
10.7546/CRABS.2024.01.11
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Multilevel inverters play a vital role in renewable energy applications. In this paper we designed a new MLI topology for various renewable energy sources application with fewer switches using the multiple pulse width modulation technique. H -Bridge MLI topology is designed and implemented in an asymmetrical configuration. The equal amplitude of DC sources is symmetric, and unequal amplitude DC sources are used asymmetrically. On operating the MLI in an asymmetric design with four voltage sources, eight switches and 15 -level output is produced, while in symmetric mode 9 -level output is produced. The low -frequency modulation scheme is applied with a designed switching pattern where the switching period is pre -determined. The proposed topology is designed with reduced switches, minimal total harmonic distortion (THD) and the results are compared with conventional multilevel inverter topologies. The proposed MLI topology performance is validated and verified with number of switches and voltage levels and mainly LSR & CLF. Fifteen -level MLI operation is also simulated using MATLAB platform for experimental validation. The results produced by proposed topology are found to be encouraging and superior than any other conventional topology.
引用
收藏
页码:91 / 100
页数:10
相关论文
共 20 条
  • [1] Multilevel cascaded three-phase inverter with low-voltage ride-through flexible control capability for photovoltaic systems
    Albasri, Omar Kanaan
    Ercelebi, Ergun
    [J]. PROCEEDINGS OF THE ESTONIAN ACADEMY OF SCIENCES, 2020, 69 (04) : 331 - 345
  • [2] Advanced Single-Phase Nine-Level Converter for the Integration of Multiterminal DC Supplies
    Ali, Ahmed I. M.
    Sayed, Mahmoud A.
    Mohame, Essam E. M.
    Azmy, Ahmed M.
    [J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2019, 7 (03) : 1949 - 1958
  • [3] An Original Hybrid Multilevel DC-AC Converter Using Single-Double Source Unit for Medium Voltage Applications: Hardware Implementation and Investigation
    Almakhles, Dhafer J.
    Ali, Jagabar Sathik Mohamed
    Padmanaban, Sanjeevikumar
    Bhaskar, Mahajan Sagar
    Subramaniam, Umashankar
    Sakthivel, Rathinasamy
    [J]. IEEE ACCESS, 2020, 8 : 71291 - 71301
  • [4] A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge
    Babaei, Ebrahim
    Alilu, Somayeh
    Laali, Sara
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (08) : 3932 - 3939
  • [5] Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation
    Bana, Prabhat Ranjan
    Panda, Kaibalya Prasad
    Naayagi, R. T.
    Siano, Pierluigi
    Panda, Gayadhar
    [J]. IEEE ACCESS, 2019, 7 : 54888 - 54909
  • [6] Real-Time Implementation of a 31-Level Asymmetrical Cascaded Multilevel Inverter for Dynamic Loads
    Dhanamjayulu, C.
    Arunkumar, G.
    Pandian, B. Jaganatha
    Kumar, C. V. Ravi
    Kumar, M. Praveen
    Jerin, A. Rini Ann
    Venugopal, P.
    [J]. IEEE ACCESS, 2019, 7 : 51254 - 51266
  • [7] Analysis of an asymmetric modulation method for cascaded multilevel inverters
    Ding, K.
    Cheng, K. W. E.
    Zou, Y. P.
    [J]. IET POWER ELECTRONICS, 2012, 5 (01) : 74 - 85
  • [8] Novel H-Bridge-Based Topology of Multilevel Inverter With Reduced Number of Devices
    Gautam, Shivam Prakash
    [J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2019, 7 (04) : 2323 - 2332
  • [9] Multilevel inverter with improved basic unit structure for symmetric and asymmetric source configuration
    Hamidi, Muhammad Najwan
    Ishak, Dahaman
    Zainuri, Muhammad Ammirrul Atiqi Mohd
    Ooi, Chia Ai
    [J]. IET POWER ELECTRONICS, 2020, 13 (07) : 1445 - 1455
  • [10] Analysis of Logic Gates for Generation of Switching Sequence in Symmetric and Asymmetric Reduced Switch Multilevel Inverter
    Kumar, Kanike Vinod
    Kumar, R. Saravana
    [J]. IEEE ACCESS, 2019, 7 : 97719 - 97731