Simplified selective harmonic elimination PWM for three-level five-phase T-NPC inverter

被引:2
作者
Bennacer, Nassim Rayane [1 ,2 ]
Bentafat, Mahdi [1 ]
Benachour, Ali [1 ]
Sekhri, Sabri [1 ]
Berkouk, El Madjid [1 ]
机构
[1] Ecole Natl Polytech, LCP Lab, Algiers, Algeria
[2] Ecole Natl Polytech, LCP Lab, Algiers 16200, Algeria
关键词
CMV; five phase; implementation; multilevel converter; Selective harmonic elimination; STM32; THD; CONVERTERS; MODULATION; STRATEGY;
D O I
10.1002/cta.3645
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a selective harmonic PWM strategy (HSE-PWM) to control a five-phase three-level T-NPC inverter. The proposed method aims to reduce switching losses and directly eliminate specific orders of harmonics, while also controlling the fundamental magnitude. MATLAB/Simulink simulations are conducted using an RL load, and the implementation is tested using a simplified method on an STM32F4 controller board. Experimental tests are then carried out to validate the simulation results. Additionally, power losses and efficiency are studied using Plecs software. The paper explores four different cases of switching angles number and proposes three SHE methods: a simple SHE based on Newton Raphson's method, SHE with current THD optimization, and SHE with common mode voltage (CMV) optimization using the PSO algorithm. The proposed methods provide complete control over the fundamental of the output voltage and the selected harmonics while reducing switching losses. A comparison is carried out in terms of voltage waveform, maximum CMV, fundamental magnitude, total harmonic distortion (THD), and power efficiency for the three methods. The paper concludes that the proposed modulation can be useful in high-power applications.
引用
收藏
页码:4334 / 4347
页数:14
相关论文
共 50 条
  • [21] A Comparison of Carrier-Based and Space Vector PWM Techniques for Three-Level Five-Phase Voltage Source Inverters
    Dordevic, Obrad
    Jones, Martin
    Levi, Emil
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2013, 9 (02) : 609 - 619
  • [22] A Hysteresis Current Controller PWM Scheme Applied to Three-Level NPC Inverter for Distributed Generation Interface
    Chavali, Ravi Varma
    Dey, Anubrata
    Das, Biswarup
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (02) : 1486 - 1495
  • [23] Optimal Low Switching Frequency PWM Pattern for a Three-Level Neutral Point Clamped (NPC) Inverter
    Vijayan, Aathira Karuvaril
    Batkhishig, Battur
    Narimani, Mehdi
    Emadi, Ali
    2023 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2023, : 2391 - 2397
  • [24] Investigation and Comparative Analysis of Advanced PWM Techniques for Three-Phase Three-Level NPC-MLI Drives
    Chokkalingham, Bharatiraja
    Padmanaban, Sanjeevikumar
    Blaabjerg, Frede
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2018, 46 (03) : 258 - 269
  • [25] Selective Harmonic Elimination PWM Control Scheme on a Three-Phase Four-Leg Voltage Source Inverter
    Zhang, Fanghua
    Yan, Yangguang
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (07) : 1682 - 1689
  • [26] Improved virtual SVPWM algorithm for CMV reduction and NPV oscillation elimination in Three-Level NPC inverter
    Liu, Zhan
    Zhang, Wenming
    Li, Congjian
    Wang, Xu
    Qin, Haipeng
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2024, 155
  • [27] Comparison of Four Carrier-based PWM Methods for Two-level Five-phase Inverter
    Liu, Zicheng
    Ding, Hong
    Zheng, Zedong
    Li, Yongdong
    Li, Yao
    2014 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO (ITEC) ASIA-PACIFIC 2014, 2014,
  • [28] FPGA Control of a Three-Phase Three-Level T-Type NPC Grid-Connected Inverter with LCL Filter
    Kuo, Chin-Chang
    Tzou, Ying-Yu
    2018 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2018, : 7265 - 7270
  • [29] New Three-Level Soft Turn-off T-type NPC Inverter
    Penczek, Adam
    Mondzik, Andrzej
    Pirog, Stanislaw
    Twarog, Mateusz
    Stala, Robert
    2021 21ST INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS (EE 2021), 2021,
  • [30] Selective Harmonic Elimination PWM Method Using Two Level Inverter by Differential Evolution Optimization Technique
    Vijayakumar, R.
    Devalalitha, C.
    Nachiappan, Alamelu
    Mazhuvendhi, R.
    2014 INTERNATIONAL CONFERENCE ON SCIENCE ENGINEERING AND MANAGEMENT RESEARCH (ICSEMR), 2014,