An SEU-hardened ternary SRAM design based on efficient ternary C-elements using CNTFET technology

被引:21
作者
Bakhtiary, Vahid [1 ]
Amirany, Abdolah [1 ]
Moaiyeri, Mohammad Hossein [1 ]
Jafari, Kian [1 ]
机构
[1] Shahid Beheshti Univ, Fac Elect Engn, Tehran, Iran
关键词
Single-event upset (SEU); CNTFET; Radiation-hardened; Ternary C-element; SRAM; CARBON NANOTUBE TRANSISTORS; VIRTUAL-SOURCE MODEL; LOW-POWER; THRESHOLD VOLTAGE; ENERGY-EFFICIENT; LOGIC GATES; FLIP-FLOP; ROBUST; LATCH; CIRCUITS;
D O I
10.1016/j.microrel.2022.114881
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ternary logic has been investigated for several years as it can provide substantial advantages in reducing the complexity of operations and the number of interconnects. On the other hand, with the advancement of tech-nology and the reduction of the feature size and supply voltage, the sensitivity of memory elements to radiation effects has increased. In this paper, a robust ternary SRAM (TSRAM) cell is designed using a novel ternary C -element based on carbon nanotube field-effect transistors (CNTFETs). Besides, a 2mx2n ternary memory array architecture is designed and simulated based on the proposed TSRAM cell. Unlike the previous TSRAM cells, our proposed cell is hardened against radiation effects caused by high-energy particle strikes, which is a significant achievement in ternary memory design. Our extensive simulations demonstrate that the proposed radiation -hardened TSRAM offers up to 77x higher critical charge and up to 98 % higher SNM at the cost of 47 % to 65 % area overhead. It is also noteworthy that the proposed design only needs only two threshold voltages. Moreover, the proposed TSRAM is robust against the process and temperature variations. Our results emphasize that the proposed design is a milestone for designing high-performance, radiation-hardened, and robust ternary memory chips.
引用
收藏
页数:13
相关论文
共 55 条
[1]   Role of doping in carbon nanotube transistors with source/drain underlaps [J].
Alam, Khairul ;
Lake, Roger .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (06) :652-658
[2]   Variability and reliability analysis of CNFET technology: Impact of manufacturing imperfections [J].
Almudever, Carmen G. ;
Rubio, Antonio .
MICROELECTRONICS RELIABILITY, 2015, 55 (02) :358-366
[3]  
Amirany A., 2020, 25 INT COMPUTER C
[4]   MTMR-SNQM: Multi-Tunnel Magnetoresistance Spintronic Non-volatile Quaternary Memory [J].
Amirany, Abdolah ;
Moaiyeri, Mohammad Hossein ;
Jafari, Kian .
2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021), 2021, :172-177
[5]  
Amirany A, 2021, IEEE T DEVICE MAT RE, V21, P215, DOI 10.1109/TDMR.2021.3060055
[6]   High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register [J].
Amirany, Abdolah ;
Jafari, Kian ;
Moaiyeri, Mohammad Hossein .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) :916-924
[7]   Nonvolatile Associative Memory Design Based on Spintronic Synapses and CNTFET Neurons [J].
Amirany, Abdolah ;
Moaiyeri, Mohammad Hossein ;
Jafari, Kian .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (01) :428-437
[8]   BVA-NQSL: A Bio-Inspired Variation-Aware Nonvolatile Quaternary Spintronic Latch [J].
Amirany, Abdolah ;
Jafari, Kian ;
Moaiyeri, Mohammad Hossein .
IEEE MAGNETICS LETTERS, 2020, 11 (11)
[9]   True Random Number Generator for Reliable Hardware Security Modules Based on a Neuromorphic Variation-Tolerant Spintronic Structure [J].
Amirany, Abdolah ;
Jafari, Kian ;
Moaiyeri, Mohammad Hossein .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2020, 19 :784-791
[10]   A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications [J].
Atias, Lior ;
Teman, Adam ;
Giterman, Robert ;
Meinerzhagen, Pascal ;
Fish, Alexander .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (08) :2622-2633