An Improved Dual-Gate Compact Model for Carbon Nanotube Field Effect Transistors with a Back-Gate Effect and Circuit Implementation

被引:1
作者
Chen, Zhifeng [1 ]
Zhang, Yuyan [2 ]
Jiang, Jianhua [2 ]
Chen, Chengying [1 ]
机构
[1] Xiamen Univ Technol, Sch Optoelect & Commun Engn, Xiamen 361024, Peoples R China
[2] Peking Univ, Sch Elect, Beijing 100871, Peoples R China
关键词
CNTFET; dual gate; back gate; transmission probability; compact model; INCLUDING NONIDEALITIES; SPICE MODEL;
D O I
10.3390/electronics13030620
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Compared to single-gate CNTFET, dual-gate structures have better electrostatic control over nanowire conductive channels. However, currently, there is insufficient research on the back-gate effect in a compact model of dual-gate CNTFET. This paper presents an improved dual-gate carbon nanotube field effect transistor (CNTFET) compact model. The functional relationship between the back-gate voltage (Vbg) and threshold voltage (Vth) is derived. And a voltage reference regulation mechanism is adopted so that the back-gate effect can be accurately reflected in the DC transfer characteristics. The influence of gate voltage and drain voltage on transmission probability is analyzed. Meanwhile, the drain current is optimized by modifying the mobility equation. This compact model is built based on Verilog-A hardware language and supports the Hspice simulation tool. Within the supply voltage of 2 V, the simulation results of the proposed compact model are in good agreement with the measurement results. Finally, based on the compact model, an operational amplifier is designed to verify its correctness and feasibility in analog integrated circuits. When the power supply voltage is 1.8 V, and the load capacitance is 2 pF, the gain is 11.8 dB, and the unit-gain-bandwidth (UGB) is 214 kHz, which proves the efficiency of our compact model.
引用
收藏
页数:12
相关论文
共 24 条
  • [1] Analytical Drain Current Model of 1-D Ballistic Schottky-Barrier Transistors
    Bejenari, Igor
    Schroeter, Michael
    Claus, Martin
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3904 - 3911
  • [2] BSIM Group, 2010, BSIMSOIv4.4 MOSFET MODEL Users Manual
  • [3] Imperfections in Integrated Devices Allow the Emergence of Unexpected Strange Attractors in Electronic Circuits
    Bucolo, Maide
    Buscarino, Arturo
    Famoso, Carlo
    Fortuna, Luigi
    Gagliano, Salvina
    [J]. IEEE ACCESS, 2021, 9 : 29573 - 29583
  • [4] A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking
    Deng, Jie
    Wong, H. -S. Philip
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3195 - 3205
  • [5] A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region
    Deng, Jie
    Wong, H. -S. Philip
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3186 - 3194
  • [6] Dwyer C., 2004, P 4 IEEE C NANOTECHN
  • [7] A Compact Model for Dual-Gate One-Dimensional FET: Application to Carbon-Nanotube FETs
    Fregonese, Sebastien
    Maneux, Cristell
    Zimmer, Thomas
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) : 206 - 215
  • [8] A Semiempirical SPICE Model for n-Type Conventional CNTFETs
    Gelao, Gennaro
    Marani, Roberto
    Diana, Roberto
    Perri, Anna Gina
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (03) : 506 - 512
  • [9] Performance projections for ballistic carbon nanotube field-effect transistors
    Guo, J
    Lundstrom, M
    Datta, S
    [J]. APPLIED PHYSICS LETTERS, 2002, 80 (17) : 3192 - 3194
  • [10] Numerically Efficient Modeling of CNT Transistors With Ballistic and Nonballistic Effects for Circuit Simulation
    Kazmierski, Tom J.
    Zhou, Dafeng
    Al-Hashimi, Bashir M.
    Ashburn, Peter
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2010, 9 (01) : 99 - 107