Semi-tensor product-based algebra-logic mixed representation and fault diagnosis for a class of gate networks

被引:3
作者
Liu, Fengqiu [1 ]
Shen, Xun [2 ]
Moschoyiannis, Sotiris [3 ]
Wu, Yuhu [4 ]
机构
[1] Ningbo Univ Technol, Sch Sci, Ningbo, Peoples R China
[2] Tokyo Inst Technol, Dept Syst & Control Engn, Tokyo, Japan
[3] Univ Surrey, Complex Syst Dept Comp Sci, Guildford, England
[4] Dalian Univ Technol, Sch Control Sci & Engn, Dalian, Peoples R China
关键词
algebra-logic mixed representation; Boolean network; fault diagnosis; gate network; semi-tensor product; OPTIMIZATION;
D O I
10.1002/asjc.3083
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This article studies an algebra-logic mixed representation of gate networks and its application to stuck-at fault diagnosis. First, the gate network is characterized through a logic expression of disjoint sum-of-products, and the system structure of the gate network is described based on 2-to-1 multiplexers. Then, by resorting to the semi-tensor product of matrices, a novel algebra-logic mixed representation is proposed for the gate network through its logic expression and system structure. Furthermore, a novel stuck-at fault diagnosis algorithm for the gate network is presented, where the stuck-at fault testability of the gate network is equivalent to the solution existence of the system of linear equations. Finally, the fault diagnosis of the 4-bit carry look-ahead adder is carried out to demonstrate the effectiveness and feasibility of the proposed theoretical approach and algorithms.
引用
收藏
页码:3870 / 3885
页数:16
相关论文
共 51 条
[1]  
Abramovici M., 1994, Digital Systems Testing and Testable Design
[2]  
AKERS SB, 1959, J SOC IND APPL MATH, V7, P487
[3]   Biconditional Binary Decision Diagrams: A Novel Canonical Logic Representation Form [J].
Amaru, Luca ;
Gaillardon, Pierre-Emmanuel ;
De Micheli, Giovanni .
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2014, 4 (04) :487-500
[4]  
Brown Stephen., 2014, Fundamentals of digital logic with verilog design, V3
[5]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[6]  
BRYANT RE, 1992, COMPUT SURV, V24, P293, DOI 10.1145/136035.136043
[7]  
Bushnell MichaelL., 2002, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits
[8]   Why future supercomputing requires optics [J].
Caulfield, H. John ;
Dolev, Shlomi .
NATURE PHOTONICS, 2010, 4 (05) :261-263
[9]   State Estimation for Stochastic Time-Varying Boolean Networks [J].
Chen, Hongwei ;
Wang, Zidong ;
Liang, Jinling ;
Li, Maozhen .
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2020, 65 (12) :5480-5487
[10]   Local Synchronization of Interconnected Boolean Networks With Stochastic Disturbances [J].
Chen, Hongwei ;
Liang, Jinling .
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2020, 31 (02) :452-463