HashCache: High-Performance State Tracking for Resilient FPGA-based Packet Processing

被引:1
作者
Offel, Michael [1 ]
Ley, Andreas [1 ]
Hager, Sven [1 ]
机构
[1] Synogate UG, Berlin, Germany
来源
2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL | 2023年
关键词
FPGA; Stateful packet processing; Hashing; Key-value store; CLASSIFICATION;
D O I
10.1109/FPL60245.2023.00069
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
High-speed network packet processing is of paramount importance for many aspects of our society. We present HashCache, a new state tracking approach well suited for FPGA implementation. HashCache is a hash-based key-value store which combines high speed state lookup and update rates by utilizing a novel eviction strategy called Not Recently Sequenced. We demonstrate that our FPGA-based HashCache implementation is able to statefully process 200 MPPS of full duplex traffic both with benign data and in an attack scenario.
引用
收藏
页码:364 / 364
页数:1
相关论文
共 5 条
[1]  
Baboescu F, 2003, IEEE INFOCOM SER, P53
[2]   HyPaFilter plus : Enhanced Hybrid Packet Filtering Using Hardware Assisted Classification and Header Space Analysis [J].
Fiessler, Andreas ;
Lorenz, Claas ;
Hager, Sven ;
Scheuermann, Bjoern ;
Moore, Andrew W. .
IEEE-ACM TRANSACTIONS ON NETWORKING, 2017, 25 (06) :3655-3669
[3]   P8: P4 With Predictable Packet Processing Performance [J].
Harkous, Hasanin ;
Jarschel, Michael ;
He, Mu ;
Pries, Rastin ;
Kellerer, Wolfgang .
IEEE TRANSACTIONS ON NETWORK AND SERVICE MANAGEMENT, 2021, 18 (03) :2846-2859
[4]  
Pontarelli S, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P531
[5]   High-Performance and Dynamically Updatable Packet Classification Engine on FPGA [J].
Qu, Yun R. ;
Prasanna, Viktor K. .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (01) :197-209