IEC ESD Co-Design Methodology for On-Chip Protection at High Voltage Fault Tolerant Transceivers

被引：0
|
作者：
Kontos, Dimitrios [1 ]
Chen, Wensong [1 ]
Vashchenko, Vladislav [1 ]
机构：
[1] Analog Devices Inc, 130 Rio Robles, San Jose, CA 95134 USA
来源：
2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD | 2023年
关键词：
D O I：
10.23919/EOS/ESD58195.2023.10287750
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
System Level ESD and Fault protection co-design approach on high voltage tolerant transceivers is presented. Two-stage protection network is defined for the case of +/- 65V CANL output stage. Methodology incorporates dual-directional SCR overshoot at triggering, calculation of parameters for the fault protection snubber clamp and internal circuit pulsed SOA limits.
引用
收藏
页数：8
相关论文
共 50 条
  • [31] On-chip ESD protection design for integrated circuits: an overview for IC designers
    Wang, AZ
    Feng, HG
    Gong, K
    Zhan, RY
    Stine, J
    MICROELECTRONICS JOURNAL, 2001, 32 (09) : 733 - 747
  • [32] On-chip ESD protection design by using polysilicon diodes in CMOS process
    Ker, MD
    Chen, TY
    Wang, TH
    Wu, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) : 676 - 686
  • [33] CHIP-PKG-PCB Co-Design Methodology
    Sato, Atsushi
    Kimura, Yoshiyuki
    Matsumura, Motoaki
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2013, 49 (01): : 131 - 137
  • [34] A novel robust SCR with high holding voltage for on-chip ESD protection of industry-level bus
    Liu, Yujie
    Wang, Yang
    Jin, Xiangliang
    Yang, Jian
    Peng, Yan
    Luo, Jun
    SOLID-STATE ELECTRONICS, 2023, 208
  • [35] A Chip-Package-Board Co-design Methodology
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087
  • [36] CMOS on-chip ESD protection design with substrate-triggering technique
    Industrial Technology Research Inst, Hsinchu, Taiwan
    Proc IEEE Int Conf Electron Circuits Syst, (273-276):
  • [37] Design and optimization of DTSCR for high-speed I/O ESD protection of on-chip ICs
    Liang, Hailian
    Yang, Yanni
    Sun, Jun
    Liu, Junliang
    Cao, Xiyue
    Gu, Xiaofeng
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (04)
  • [38] Design of ESD protection for Fault Tolerant Interface Applications with EMC Immunity
    Parthasarathy, S.
    Salcedo, J. A.
    Jeffry, A.
    Gobbi, R.
    Hajjar, J-J.
    2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
  • [39] Predictive High Voltage ESD Device Design Methodology
    Lee, Jian-Hsing
    Iyer, Natarajan Mahadeva
    Jain, Ruchil
    Prabhu, Manjunatha
    2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
  • [40] A LOW-VOLTAGE TRIGGERING SCR FOR ON-CHIP ESD PROTECTION AT OUTPUT AND INPUT PADS
    CHATTERJEE, A
    POLGREEN, T
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (01) : 21 - 22
12345