Deep reinforcement learning assisted reticle floorplanning with rectilinear polygon modules for multiple-project wafer?

被引:2
作者
Fang, Zehua [1 ]
Han, Jinglin [2 ]
Wang, Huaxinyu [3 ]
机构
[1] Beihang Univ, Sch Math & Sci, 37 Xueyuan Rd, Beijing 100191, Peoples R China
[2] Beihang Univ, Sch Integrated Circuit Sci & Engn, 37 Xueyuan Rd, Beijing 100191, Peoples R China
[3] Imperial Coll London, Dept Earth Sci & Engn, London SW7 2AZ, England
关键词
Multiple-project wafer; Reticle floorplan; Deep reinforcement learning; ALGORITHMS; DESIGN; COST;
D O I
10.1016/j.vlsi.2023.03.012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In multiple-project wafer (MPW), the cost of mask tooling can be significantly reduced by optimizing the floorplan of the reticle. However, the generation of an ideal reticle floorplan can be very challenging due to the unusual constraints and high complexity in the placement of the dies. In this paper, we propose a low-complexity method to extract the placement of dies in a reticle. The proposed algorithms are capable of placing die modules in rectilinear polygon shapes and achieving a high reticle area usage. The aspect ratio of the reticle is also optimized for fabrication consistency. We first design a heuristic method to decide the placement of all modules with given width and height of the reticle. Then based on this method, we propose a searching framework to minimize the area of the reticle while keeping its aspect ratio close to 1. Finally a deep reinforcement learning based recursive neural network (RNN) model is developed to optimize the sequence of modules so that the area usage of the reticle can be further improved. The experimental results demonstrate an up to 88.61% area usage obtained solely from our heuristic method, and an additional 9.15% usage is improved after implementing the RNN model.
引用
收藏
页码:144 / 152
页数:9
相关论文
共 36 条
[1]   Unification of partitioning, placement and floorplanning [J].
Adya, SN ;
Chaturvedi, S ;
Roy, JA ;
Papa, DA ;
Markov, IL .
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :550-557
[2]  
Ahmed MA, 2012, IEEE I C ELECT CIRC, P464, DOI 10.1109/ICECS.2012.6463553
[3]  
[Anonymous], 2016, arXiv
[4]   SHELF ALGORITHMS FOR TWO-DIMENSIONAL PACKING PROBLEMS [J].
BAKER, BS ;
SCHWARZ, JS .
SIAM JOURNAL ON COMPUTING, 1983, 12 (03) :508-525
[5]   Multilayer and multiproduct masks: Cost reduction methodology [J].
Balasinski, A .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2006, 19 (01) :121-129
[6]  
Burggraaf P, 2000, SOLID STATE TECHNOL, V43, P81
[7]  
Chen Changsheng., 2006, An unstructured grid, finite-volume coastal ocean model: Fvcom user manual, P6
[8]   Effective placement of chips on a shuttle mask [J].
Chen, SY ;
Lynn, EC .
PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY X, 2003, 5130 :681-688
[9]  
Chen-Fu Chien, 2001, International Transactions in Operational Research, V8, P535, DOI 10.1111/1475-3995.00331
[10]  
Ching R.L., 2006, P 16 ACM GREAT LAKES, P85