GNNHLS: Evaluating Graph Neural Network Inference via High-Level Synthesis

被引:2
|
作者
Zhao, Chenfeng [1 ]
Dong, Zehao [1 ]
Chen, Yixin [1 ]
Zhang, Xuan [1 ]
Chamberlain, Roger D. [1 ]
机构
[1] Washington Univ, McKelvey Sch Engn, St Louis, MO 63110 USA
来源
2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD | 2023年
关键词
field-programmable gate arrays; graph neural networks; high-level synthesis;
D O I
10.1109/ICCD58817.2023.00092
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present GNNHLS, an open-source framework to comprehensively evaluate GNN inference acceleration on FPGAs via HLS, containing a software stack for data generation and baseline deployment and FPGA implementations of 6 well-tuned GNN HLS kernels. Evaluating on 4 graph datasets with distinct topologies and scales, the results show that GNNHLS achieves up to 50.8x speedup and 423x energy reduction relative to the CPU baselines. Compared with the GPU baselines, GNNHLS achieves up to 5.16x speedup and 74.5x energy reduction.
引用
收藏
页码:574 / 577
页数:4
相关论文
共 50 条
  • [1] Graph Neural Networks for High-Level Synthesis Design Space Exploration
    Ferretti, Lorenzo
    Cini, Andrea
    Zacharopoulos, Georgios
    Alippi, Cesare
    Pozzi, Laura
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (02)
  • [2] Designing and Accelerating Spiking Neural Network based on High-level Synthesis
    Zi, Heng
    Zhao, Kang
    Zhang, Wei
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [3] Impact of High-Level Synthesis on Reliability of Artificial Neural Network Hardware Accelerators
    Traiola, Marcello
    dos Santos, Fernando Fernandes
    Rech, Paolo
    Cazzaniga, Carlo
    Sentieys, Olivier
    Kritikakou, Angeliki
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (04) : 845 - 853
  • [4] Effective High-Level Synthesis for High-Performance Graph Processing
    Tang J.
    Zheng L.
    Liao X.
    Jin H.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (03): : 467 - 478
  • [5] SynDFG: Synthetic Dataflow Graph Generator for High-level Synthesis
    Sinha, Sharad
    Zhang, Wei
    PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, 2015, : 50 - 55
  • [6] AutoDeepHLS: Deep Neural Network High-level Synthesis using fixed-point precision
    Riazati, Mohammad
    Daneshtalab, Masoud
    Sjodin, Mikael
    Lisper, Bjorn
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 122 - 125
  • [7] Efficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis
    Shahsavani, Soheil Nazar
    Fayyazi, Arash
    Nazemi, Mahdi
    Pedram, Massoud
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (02)
  • [8] Svelto: High-Level Synthesis of Multi-Threaded Accelerators for Graph Analytics
    Minutoli, Marco
    Castellana, Vito Giovanni
    Saporetti, Nicola
    Devecchi, Stefano
    Lattuada, Marco
    Fezzardi, Pietro
    Tumeo, Antonino
    Ferrandi, Fabrizio
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (03) : 520 - 533
  • [9] Dependency Graph-based High-level Synthesis for Maximum Instruction Parallelism
    Gu, Zhenghua
    Wan, Wenqing
    Xie, Jundong
    Wu, Chang
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2021, 14 (04)
  • [10] High-Level Synthesis: Past, Present, and Future
    Martin, Grant
    Smith, Gary
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 18 - 24