New reliability model for power SiC MOSFET technologies under static and dynamic gate stress

被引：0

作者：

Zerarka, M. ^{[1
]}

Rustichell, V. ^{[1
]}

Perrotin, O. ^{[1
,2
]}

Reynes, J. M. ^{[1
]}

Tremouilles, D. ^{[3
]}

Azzopardi, S. ^{[1
,4
]}

Serre, A. ^{[5
]}

Bergeret, F. ^{[5
]}

Allirand, L. ^{[6
]}

Coccetti, F. ^{[1
]}

机构：

[1] IRT St Exupery, Toulouse, France

[2] ALTER Technol, Toulouse, France

[3] CNRS, LAAS, Toulouse, France

[4] SAFRAN Grp, Paris, France

[5] IPPON Innovat, Toulouse, France

[6] VITESCO Technol, Toulouse, France

来源：

MICROELECTRONICS RELIABILITY | 2023年 / 150卷

关键词：

SiC; HTGB; GSS; Vth degradation; Vth drift planar trench technologies; Modeling;

D O I：

10.1016/j.microrel.2023.115190

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work investigates the Vth degradation of commercial power SiC MOSFET technologies under HTGB and AC stresses with Gate Switching Stress conditions by using relatively accelerated tests whose stressors do not exceed the datasheet specifications. A new model that takes into consideration the variability of the exponent of powerlaw for Vth drift has been proposed and experimentally verified on planar and trench technologies. The proposed model is useful to estimate accurately the lifetime for any condition or complex mission profile.

引用

页数：9

共 16 条

[1] Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs
Aichinger, Thomas
Rescher, Gerald
Pobegen, Gregor
[J]. MICROELECTRONICS RELIABILITY, 2018, 80 : 68 - 78
[2] Choyke, 2004, Characterization of Bias Temperature Instabilities
[3] Florentin Matthieu, 2016, Thesis
[4] Goos Jones, 2011, Optimal Design of Experiments: A Case Study Approach
[5] AC-Stress Degradation and Its Anneal in SiC MOSFETs
Habersat, Daniel B.
Lelis, Aivars J.
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (09) : 5068 - 5073
[6] Measurement considerations for evaluating BTI effects in SiC MOSFETs
Habersat, Daniel B.
Lelis, Aivars J.
Green, Ronald
[J]. MICROELECTRONICS RELIABILITY, 2018, 81 : 121 - 126
[7] Infineon, 2020, Whitepaper08-2020
[8] JEDEC, JEDEC JEP184 - JEP195
[9] Dynamic Gate Stress Induced Threshold Voltage Drift of Silicon Carbide MOSFET
Jiang, Huaping
Zhong, Xiaohan
Qiu, Guanqun
Tang, Lei
Qi, Xiaowei
Ran, Li
[J]. IEEE ELECTRON DEVICE LETTERS, 2020, 41 (09) : 1284 - 1287
[10] Time dependence of bias-stress-induced SiC MOSFET threshold-voltage instability measurements
Lelis, Aivars J.
Habersat, Daniel
Green, Ronald
Ogunniyi, Aderinto
Gurfinkel, Moshe
Suehle, John
Goldsman, Neil
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 1835 - 1840

← 1 2 →