Circuit Techniques for Immunity to Process, Voltage, and Temperature Variations in the Attachable Fractional Divider

被引:0
作者
Motozawa, Atsushi [1 ]
Hiraku, Yasuyuki [1 ]
Hirai, Yoshitaka [1 ]
Hiyama, Naoaki [1 ]
Imanaka, Yusuke [1 ]
Morishita, Fukashi [1 ]
机构
[1] Renesas Elect Corp, Kodaira 1878588, Japan
关键词
fractional-N phase-locked loop; fractional divider; phase interpolator; fractional spur; immunity to process; voltage; and temperature variations; N PLL; INTERPOLATION; REDUCTION;
D O I
10.3390/electronics12234885
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In the automotive industry, system-on-chips are crucial for managing weak radio waves from space, known as satellite signals. Integer-N phase-locked loops have played a vital role in the operation of system-on-chips in recent history. Their clock frequencies are carefully designed to prevent electromagnetic interference. However, as global navigation satellite system becomes more prevalent, integer-N phase-locked loops face new challenges in generating clocks within the shrinking frequency bands due to large frequency steps determined using a reference clock. To address it, replacing integer-N phase-locked loops with fractional-N phase-locked loops is required. This topic has not been discussed extensively, but it is a practical issue that requires consideration due to its potential impact on development costs. This is why we developed an attachable fractional divider. Our developed divider can efficiently transform integer-N phase-locked loops into fractional-N phase-locked loops, achieving low jitter degradation of 0.35 psrms and a low fractional spur of -69.3 dBc. Thanks to its attachable design, it expedites time-to-market. Regarding mass production, ensuring immunity to process, voltage, and temperature variations is a significant concern. We introduce the circuit techniques employed in the developed fractional divider for immunity to process, voltage, and temperature variations. Subsequently, we provide a comprehensive set of measurement results. The frequency differences over process variations in fractional-N mode is 6.14 ppm. Power supply and temperature dependances are extremely small in spread-spectrum clocking mode. This article illustrates that the developed fractional divider enhances both time-to-market and product reliance.
引用
收藏
页数:18
相关论文
共 24 条
  • [1] Agrawal A., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P134, DOI 10.1109/ISSCC.2012.6176951
  • [2] A 529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS
    Chen, Peng
    Meng, Xi
    Yin, Jun
    Mak, Pui-In
    Martins, Rui P.
    Staszewski, Robert Bogdan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (01) : 51 - 63
  • [3] A 12-14.5-GHz 10.2-mW-249-dB FoM Fractional-N Subsampling PLL With a High-Linearity Phase Interpolator in 40-nm CMOS
    Chen, Yan-Ting
    Peng, Pen-Jui
    Lin, Hung-Wen
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (05) : 634 - 643
  • [4] A Bidirectional Nonlinearly Coupled QVCO With Passive Phase Interpolation for Multiphase Signals Generation
    Dong, Yangtao
    Boon, Chirn Chye
    Ding, Xin
    Li, Chenyang
    Liu, Zhe
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (07) : 1480 - 1484
  • [5] Hwang C., 2022, P IEEE INT SOL STAT, P378, DOI [10.1109/ISSCC42614.2022.9731646, DOI 10.1109/ISSCC42614.2022.9731646]
  • [6] Kao TK, 2013, ISSCC DIG TECH PAP I, V56, P416, DOI 10.1109/ISSCC.2013.6487795
  • [7] Kundu S., 2022, P IEEE INT SOL STAT, P144, DOI DOI 10.1109/ISSCC42614.2022.9731560
  • [8] PLL Fractional Spur's Impact on FSK Spectrum and a Synthesizable ADPLL for a Bluetooth Transmitter
    Kwon, Kyumin
    Abdelatty, Omar A. B.
    Wentzloff, David D.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (05) : 1271 - 1284
  • [9] An 8-bit 1.24 mW Sub-1ps DNL Sub-1V Supply Inverter-Based Phase Interpolator Using a PVT-Tracking Adaptive-Bias Circuit
    Lee, Junyong
    Jung, Gaim
    Kim, Seunghyun
    Lee, Minjae
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (08) : 2749 - 2753
  • [10] A Calibration-Free Digital-to-Time Converter for Phase Interpolation-Based Fractional-N PLLs
    Liang, Weishuang
    Liu, Qi
    Gan, Yebing
    [J]. ELECTRONICS, 2023, 12 (04)