Multi-state tunnel field effect transistor based on face tunneling with gate-source overlap

被引:1
作者
Sun, Jiale [1 ]
Zhang, Yuming [1 ]
Lv, Hongliang [1 ]
Lyu, Zhijun [2 ]
Lu, Bin [3 ]
Zhu, Yi [1 ]
Pan, Yuche [1 ]
机构
[1] Xidian Univ, Key Lab Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China
[2] Inst Microelect Technol, Dept Integrated Circuit Design, Xian 710004, Peoples R China
[3] Shanxi Normal Univ, Sch Phys & Informat Engn, Taiyuan 030031, Peoples R China
基金
中国国家自然科学基金;
关键词
Ternary logic; Tunnel Field Effect Transistor (TFET); Band to Band Tunneling (BTBT); Surface tunneling; LOGIC; CMOS;
D O I
10.1016/j.sse.2023.108593
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a ternary surface tunneling field effect transistor (TF-TFET) based on the tunneling mechanism is designed and fabricated. By adjusting the parameters and bias voltage of the surface tunneling and the line tunneling, the transistor introduces a stable "intermediate state" between the switching states of conventional binary TFET devices, which realizes the function of a ternary logic device. The device can realize the conversion of ternary logic and binary logic devices under certain conditions, and realize various functions. The fabrication process of the device is compatible with the traditional CMOS process and is also of great significance for realizing the development of the ternary logic operation unit.
引用
收藏
页数:6
相关论文
共 50 条
[31]   Frequency Doubler Based on Ferroelectric Tunnel Field-Effect Transistor [J].
Kim, Hyunwoo ;
Kwak, Been ;
Kim, Jang Hyun ;
Kwon, Daewoong .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (07) :4046-4049
[32]   A Novel Double Gate Tunnel Field Effect Transistor with 9 mV/dec Average Subthreshold Slope [J].
Marjani, Saeid ;
Hosseini, Seyed Ebrahim .
2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, :399-402
[33]   Surrounding Channel Nanowire Tunnel Field-Effect Transistor with Dual Gate to Reduce a Hump Phenomenon [J].
Kwon, Ye Sung ;
Lee, Seong-Hyun ;
Kim, Yoon ;
Kim, Garam ;
Kim, Jang Hyun ;
Kim, Sangwan .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (07) :4182-4187
[34]   Design of double gate vertical tunnel field effect transistor using HDB and its performance estimation [J].
Seema ;
Chauhan, Sudakar Singh .
SUPERLATTICES AND MICROSTRUCTURES, 2018, 117 :1-8
[35]   The Impact of a High-κ Gate Dielectric on a p-Channel Tunnel Field-Effect Transistor [J].
Chattopadhyay, Avik ;
Mallik, Abhijit .
16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
[36]   InGaAs-based Tunneling Field-effect Transistor with Stacked Dual-metal Gate with PNPN Structure for High Performance [J].
Kwon, Ra Hee ;
Lee, Sang Hyuk ;
Yoon, Young Jun ;
Seo, Jae Hwa ;
Jang, Young In ;
Cho, Min Su ;
Kim, Bo Gyeong ;
Lee, Jung-Hee ;
Kang, In Man .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (02) :230-238
[37]   Investigation of the Electrical Parameters in a Partially Extended Ge-Source Double-Gate Tunnel Field-Effect Transistor (DG-TFET) [J].
Omendra Kr Singh ;
Vaithiyanathan Dhandapani ;
Baljit Kaur .
Journal of Electronic Materials, 2024, 53 :2999-3012
[38]   Investigation of the Electrical Parameters in a Partially Extended Ge-Source Double-Gate Tunnel Field-Effect Transistor (DG-TFET) [J].
Singh, Omendra Kr ;
Dhandapani, Vaithiyanathan ;
Kaur, Baljit .
JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (06) :2999-3012
[39]   Covered Source-Channel Tunnel Field-Effect Transistors With Trench Gate Structures [J].
Woo, Sola ;
Kim, Sangsig .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 :114-118
[40]   Gate-Normal Negative Capacitance Tunnel Field-Effect Transistor (TFET) With Channel Doping Engineering [J].
Kim, Hyun Woo ;
Kwon, Daewoong .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 :278-281