FPGA Implementation for Elliptic Curve Cryptography Algorithm and Circuit with High Efficiency and Low Delay for IoT Applications

被引:9
|
作者
Wang, Deming [1 ,2 ]
Lin, Yuhang [3 ]
Hu, Jianguo [2 ,4 ]
Zhang, Chong [4 ]
Zhong, Qinghua [1 ]
机构
[1] South China Normal Univ, Sch Elect & Informat Engn, Foshan 528225, Peoples R China
[2] Dev Res Inst Guangzhou Smart City, Guangzhou 510805, Peoples R China
[3] South China Normal Univ, Sch Phys & Telecommun Engn, Guangzhou 510006, Peoples R China
[4] Sun Yat Sen Univ, Sch Microelect Sci & Technol, Zhuhai 519082, Peoples R China
基金
国家重点研发计划;
关键词
elliptic curve cryptography (ECC); field-programmable gate array (FPGA); Internet of Things (IoT); point multiplication; Montgomery reduction; AUTHENTICATION; INTERNET;
D O I
10.3390/mi14051037
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
The Internet of Things requires greater attention to the security and privacy of the network. Compared to other public-key cryptosystems, elliptic curve cryptography can provide better security and lower latency with shorter keys, rendering it more suitable for IoT security. This paper presents a high-efficiency and low-delay elliptic curve cryptographic architecture based on the NIST-p256 prime field for IoT security applications. A modular square unit utilizes a fast partial Montgomery reduction algorithm, demanding just a mere four clock cycles to complete a modular square operation. The modular square unit can be computed simultaneously with the modular multiplication unit, consequently improving the speed of point multiplication operations. Synthesized on the Xilinx Virtex-7 FPGA platform, the proposed architecture completes one PM operation in 0.08 ms using 23.1 k LUTs at 105.3 MHz. These results show significantly better performance compared to that in previous works.
引用
收藏
页数:15
相关论文
共 21 条
  • [1] An RNS Implementation of the Elliptic Curve Cryptography for IoT Security
    Pandey, Jai Gopal
    Mitharwal, Chhavi
    Karmakar, Abhijit
    2019 FIRST IEEE INTERNATIONAL CONFERENCE ON TRUST, PRIVACY AND SECURITY IN INTELLIGENT SYSTEMS AND APPLICATIONS (TPS-ISA 2019), 2019, : 66 - 72
  • [2] High-Performance FPGA Implementation of Modular Inversion over F256 for Elliptic Curve Cryptography
    Hossain, Md Selim
    Kong, Yinan
    2015 IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND DATA INTENSIVE SYSTEMS, 2015, : 169 - 174
  • [3] Optimized FPGA-based elliptic curve cryptography processor for high-speed applications
    Jarvinen, Kimmo
    INTEGRATION-THE VLSI JOURNAL, 2011, 44 (04) : 270 - 279
  • [4] Low-Power Reconfigurable Architecture of Elliptic Curve Cryptography for IoT
    Hu, Xianghong
    Huang, Hongmin
    Zheng, Xin
    Liu, Yuan
    Xiong, Xiaoming
    IEICE TRANSACTIONS ON ELECTRONICS, 2021, E104C (11): : 643 - 650
  • [5] High-performance Pipelined FPGA Implementation of the Elliptic Curve Cryptography over GF (2n)
    Harb, Salah
    Ahmad, M. Omair
    Swamy, M. N. S.
    PROCEEDINGS OF THE 16TH INTERNATIONAL JOINT CONFERENCE ON E-BUSINESS AND TELECOMMUNICATIONS, VOL 2: SECRYPT, 2019, : 15 - 24
  • [6] A High Performance FPGA Implementation of 256-bit Elliptic Curve Cryptography Processor Over GF(p)
    Feng, Xiang
    Li, Shuguo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (03) : 863 - 869
  • [7] Efficient Algorithm and Architecture for Elliptic Curve Cryptography for Extremely Constrained Secure Applications
    Azarderakhsh, Reza
    Jarvinen, Kimmo U.
    Mozaffari-Kermani, Mehran
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (04) : 1144 - 1155
  • [8] A highly efficient FPGA implementation of AES for high throughput IoT applications
    Dhanda, Sumit Singh
    Singh, Brahmjit
    Jindal, Poonam
    Panwar, Deepak
    JOURNAL OF DISCRETE MATHEMATICAL SCIENCES & CRYPTOGRAPHY, 2022, 25 (07) : 2029 - 2038
  • [9] Low latency FPGA implementation of twisted Edward curve cryptography hardware accelerator over prime field
    Md Rownak Hossain
    Md Sazedur Rahman
    Kh Shahriya Zaman
    Walid El Fezzani
    Mohammad Arif Sobhan Bhuiyan
    Chia Chao Kang
    Teh Jia Yew
    Mahdi H. Miraz
    Scientific Reports, 15 (1)
  • [10] FPGA Implementation of High-Efficiency ECC Point Multiplication Circuit
    Zhao, Xia
    Li, Bing
    Zhang, Lin
    Wang, Yazhou
    Zhang, Yan
    Chen, Rui
    ELECTRONICS, 2021, 10 (11)