Low-Power, Low-Latency Perception for XR

被引：0

作者：

van der Tempel, Ward ^{[1
]}

Collier, Robert ^{[1
]}

Pataridis, Kostas ^{[1
]}

Rogge, Segolene ^{[1
]}

Alaie, Arman ^{[1
]}

Staelens, Jean-Sebastien ^{[1
]}

Shahin, Mahmoud ^{[1
]}

Peeters, Johannes ^{[1
]}

Miodezky, Andre ^{[1
]}

Mourad, Christian ^{[1
]}

机构：

[1] VoxelSensors, Rue Pierre Decoster 96 01, B-1190 Forest, Belgium

来源：

OPTICAL ARCHITECTURES FOR DISPLAYS AND SENSING IN AUGMENTED, VIRTUAL, AND MIXED REALITY, AR, VR, MR IV | 2023年 / 12449卷

关键词：

perception; low-power; low-latency; 3D sensing; Switching Pixels((R)) Active Events Sensors (AES); Laser Beam Scanning (LBS);

D O I：

10.1117/12.2663040

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

XR devices immerse the user in an augmented world, with digital elements which must be seamlessly blended with the physical world. To achieve this functionality, a perception technology is required. This technology must offer robust operation independently of the environment, must operate within a very tight power budget, and must have very low latency. Existing technologies have been unable to meet all of these demands. VoxelSensors' sensing and perception technology disrupts the sensorial status quo with the development of unique active event sensors (AES) enabling robust low power and low latency 3D active sensing using laser beam triangulation. This paper will discuss the merits of the proposed sensing paradigm in the context of XR platforms and introduce Switching Pixels((R)) Active Event Sensors.

引用

页数：6

共 50 条

[1] Low-power, low-latency global interconnect
Caputa, P
Svensson, C
15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 394 - 398
[2] A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks
Jiang, Guoyue
Li, Zhaolin
Wang, Fang
Wei, Shaojun
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 664 - 677
[3] Low-power and low-latency cluster topology for local traffic NoCs
Saneei, Mohsen
Afkali-Kusha, Ali
Navabi, Zainalabedin
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1727 - +
[4] Controller Architecture for Low-Power, Low-Latency DRAM With Built-in Cache
Liu, Zhi-Yong
Shih, Hsiu-Chuan
Lin, Bing-Yang
Wu, Cheng-Wen
IEEE DESIGN & TEST, 2017, 34 (02) : 69 - 78
[5] Novel low-latency low-power Viterbi decoder traceback memory architecture
Morling, RCS
Haron, N
MELECON 2004: PROCEEDINGS OF THE 12TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, 2004, : 179 - 183
[6] Low-Power Low-Latency Optical Network Architecture for Memory Access Communication
Wang, Yue
Gu, Huaxi
Wang, Kang
Yang, Yintang
Wang, Kun
JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2016, 8 (10) : 757 - 764
[7] Low-Power Low-Latency Data Allocation for Hybrid Scratch-Pad Memory
Qiu, Meikang
Chen, Zhi
Liu, Meiqin
IEEE EMBEDDED SYSTEMS LETTERS, 2014, 6 (04) : 69 - 72
[8] Design of a Low-Latency and Low-Power Short Frame OFDM System for Sensor Networks
Ghodhbane, Raouia Masmoudi
Lebailly, Lucas
PROCEEDINGS OF THE 2020 17TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD 2020), 2020, : 886 - 891
[9] Low-Power Low-Latency BCH Decoders for Energy-Efficient Optical Interconnects
Fougstedt, C.
Szczerba, K.
Larsson-Edefors, P.
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2017, 35 (23) : 5201 - 5207
[10] A low-latency and low-power hybrid insertion methodology for global interconnects in VDSM designs
Chen, Shuming
Liu, Xiangyuan
NOCS 2007: First International Symposium on Networks-on-Chip, Proceedings, 2007, : 75 - 82

← 1 2 3 4 5 →