共 13 条
[1]
Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces
[J].
IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS,
2004,
:213-216
[4]
IC Latch-Up Test, 2022, JESD78F01
[5]
Ivanov E., 2018, U.S. Patent, Patent No. 9929142
[8]
Salcedo J. A., 2022, U.S. Patent, Patent No. 11387648

