共 50 条
- [3] Hardware-accuracy trade-offs for error-resilient applications using an ultra-efficient hybrid approximate multiplier JOURNAL OF SUPERCOMPUTING, 2023, 79 (03): : 3357 - 3372
- [4] Hardware-accuracy trade-offs for error-resilient applications using an ultra-efficient hybrid approximate multiplier The Journal of Supercomputing, 2023, 79 : 3357 - 3372
- [5] Balancing precision and efficiency: an approximate multiplier with built-in error compensation for error-resilient applications JOURNAL OF SUPERCOMPUTING, 2025, 81 (01):
- [6] Approximate Compressors for Error-Resilient Multiplier Design PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 183 - 186
- [8] Low Power Signal Processing via Approximate Multiplier for Error-Resilient Applications 2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 546 - 551
- [9] Power Efficient Approximate Multiplier Architectures for Error Resilient Applications 2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
- [10] Approximate Multiplier Architectures for Error Resilient Applications 2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 89 - 92