Advances and Trends on On-Chip Compute-in-Memory Macros and Accelerators

被引：0
|
作者：
Seo, Jae-sun [1 ,2 ]
机构：
[1] Arizona State Univ, Sch ECEE, Tempe, AZ 85281 USA
[2] Meta Real Labs, Tempe, AZ 85287 USA
来源：
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC | 2023年
关键词：
Compute-in-memory; AI; accelerator; ASIC;
D O I：
10.1109/DAC56929.2023.10248014
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Conventional AI accelerators have been bottle-necked by high volumes of data movement and accesses required between memory and compute units. A transformative approach that has emerged to address this in compute-in-memory (CIM) architectures, which perform computation in-place inside the volatile or non-volatile memory in an analog or digital manner, greatly reducing the data transfers and memory accesses. This paper presents recent advances and trends on CIM macros and CIM-based accelerator designs.
引用
收藏
页数：2
相关论文
共 50 条
  • [41] RRAM fabric for neuromorphic and reconfigurable compute-in-memory systems
    Zidan, Mohammed A.
    Lu, Wei D.
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [42] Ferroelectric compute-in-memory annealer for combinatorial optimization problems
    Xunzhao Yin
    Yu Qian
    Alptekin Vardar
    Marcel Günther
    Franz Müller
    Nellie Laleni
    Zijian Zhao
    Zhouhang Jiang
    Zhiguo Shi
    Yiyu Shi
    Xiao Gong
    Cheng Zhuo
    Thomas Kämpfe
    Kai Ni
    Nature Communications, 15
  • [43] RRAM fabric for neuromorphic and reconfigurable compute-in-memory systems
    Zidan, Mohammed A.
    Lu, Wei D.
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [44] A review of SRAM-based compute-in-memory circuits
    Yoshioka, Kentaro
    Ando, Shimpei
    Miyagi, Satomi
    Chen, Yung-Chin
    Zhang, Wenlun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (12)
  • [45] Special Topic on Exploratory Devices and Circuits for Compute-in-Memory
    Yu, Shimeng
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2020, 6 (01):
  • [46] Approaches to on-chip testing of mixed signal macros in ASICs
    Cobley, RA
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 553 - 557
  • [47] Heterogeneous 3-D Integration of Multitier Compute-in-Memory Accelerators: An Electrical-Thermal Co-Design
    Peng, Xiaochen
    Kaul, Ankit
    Bakir, Muhannad S.
    Yu, Shimeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (11) : 5598 - 5605
  • [48] Compute-in-Memory Technologies and Architectures for Deep Learning Workloads
    Ali, Mustafa
    Roy, Sourjya
    Saxena, Utkarsh
    Sharma, Tanvi
    Raghunathan, Anand
    Roy, Kaushik
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1615 - 1630
  • [49] Capacitive Synaptor With Overturned Charge Injection for Compute-in-Memory
    Kim, Choong-Ki
    Phadke, Omkar
    Kim, Tae-Hyeon
    Kim, Myung-Su
    Yu, Ji-Man
    Yoo, Min-Soo
    Choi, Yang-Kyu
    Yu, Shimeng
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (05) : 929 - 932
  • [50] Accuracy and Resiliency of Analog Compute-in-Memory Inference Engines
    Wan, Zhe
    Wang, Tianyi
    Zhou, Yiming
    Iyer, Subramanian S.
    Roychowdhury, Vwani P.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (02)
12345