High-Performance FPGA Implementation of Fully Connected Networks of SAM Neurons

被引:0
作者
Farsa, Edris Zaman [1 ]
Heidarpur, Moslem [2 ]
Ahmadi, Arash [3 ]
Mirhassani, Mitra [2 ]
机构
[1] Univ Freiburg, Dept Microsyst Engn IMTEK, Freiburg, Germany
[2] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON, Canada
[3] Carleton Univ, Dept Elect, Ottawa, ON, Canada
来源
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS | 2023年
关键词
Neuromorphic; spiking networks; SAM neuron; FPGA; digital design; hardware; ADAPTIVE EXPONENTIAL INTEGRATE; NEUROMORPHIC HARDWARE; SPIKING; PROCESSOR;
D O I
10.1109/ISCAS46773.2023.10181572
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neuromorphic computers have been presented as alternatives to traditional von Neumann systems. Neuromorphic systems mimic neural structures of the human brain to make the energy-efficient and high-performance computations. This paper proposes high-speed with no DSP resources FPGA implementation of the SAM neuron model and its fully connected networks with random synaptic weights. The synthesis reports of the implemented SAM neuron with 50, 100, 500, 1000, 2000, 4000, 6000, and 8000 random inputs have been presented. Also, the results of the synthesized fully connected populations comprising 50, 100, 500, 1000, and 1500 SAM neurons have been reported. Accordingly, the FPGA synthesis results of the proposed spiking neuron and networks are noteworthy compared to the state of the arts in terms of performance and DSP resources.
引用
收藏
页数:5
相关论文
共 23 条
[1]   A Scalable FPGA Architecture for Randomly Connected Networks o Hodgkin-Huxley Neurons [J].
Akbarzadeh-Sherbaf, Kaveh ;
Abdoli, Behrooz ;
Safari, Saeed ;
Vahabie, Abdol-Hossein .
FRONTIERS IN NEUROSCIENCE, 2018, 12
[2]   FPGA implementation of a biological neural network based on the Hodgkin-Huxley neuron model [J].
Bonabi, Safa Yaghini ;
Asgharian, Hassan ;
Safari, Saeed ;
Ahmadabadi, Majid Nili .
FRONTIERS IN NEUROSCIENCE, 2014, 8
[3]  
Schuman CD, 2017, Arxiv, DOI [arXiv:1705.06963, DOI 10.48550/ARXIV.1705.06963]
[4]   Loihi: A Neuromorphic Manycore Processor with On-Chip Learning [J].
Davies, Mike ;
Srinivasa, Narayan ;
Lin, Tsung-Han ;
Chinya, Gautham ;
Cao, Yongqiang ;
Choday, Sri Harsha ;
Dimou, Georgios ;
Joshi, Prasad ;
Imam, Nabil ;
Jain, Shweta ;
Liao, Yuyun ;
Lin, Chit-Kwan ;
Lines, Andrew ;
Liu, Ruokun ;
Mathaikutty, Deepak ;
Mccoy, Steve ;
Paul, Arnab ;
Tse, Jonathan ;
Venkataramanan, Guruguhanathan ;
Weng, Yi-Hsin ;
Wild, Andreas ;
Yang, Yoonseok ;
Wang, Hong .
IEEE MICRO, 2018, 38 (01) :82-99
[5]   A Low-Cost High-Speed Neuromorphic Hardware Based on Spiking Neural Network [J].
Farsa, Edris Zaman ;
Ahmadi, Arash ;
Maleki, Mohammad Ali ;
Gholami, Morteza ;
Rad, Hima Nikafshan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (09) :1582-1586
[6]   Reconfigurable field-programmable gate array-based on-chip learning neuromorphic digital implementation for nonlinear function approximation [J].
Gholami, Morteza ;
Farsa, Edris Zaman ;
Karimi, Gholamreza .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (08) :2425-2435
[7]   Digital Multiplierless Implementation of Biological Adaptive-Exponential Neuron Model [J].
Gomar, Shaghayegh ;
Ahmadi, Arash .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (04) :1206-1219
[8]  
Guo WZ, 2022, IEEE T NEUR NET LEAR, V33, P3988, DOI [10.35248/2252-5211.21.11.427, 10.1109/TNNLS.2021.3055421]
[9]   A Novel Digital Realization of AdEx Neuron Model [J].
Haghiri, Saeed ;
Ahmadi, Arash .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (08) :1444-1448
[10]   A CORDIC Based Digital Hardware For Adaptive Exponential Integrate and Fire Neuron [J].
Heidarpour, Moslem ;
Ahmadi, Arash ;
Rashidzadeh, Rashid .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (11) :1986-1996