Automating the Generation of Functional Stress Inducing Stimuli for Burn-In Testing

被引:0
作者
Deligiannist, Nikolaos I. [1 ]
Faller, Tobias [2 ]
Chenghan, Zhou [1 ]
Cantoro, Riccardo [1 ]
Becker, Bernd [2 ]
Reorda, Matteo Sonza [1 ]
机构
[1] Politecn Torino, Dept Control & Comp Engn DAUIN Turin, Turin, Italy
[2] Univ Freiburg, Dept Comp Sci, Freiburg, Germany
来源
2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS | 2023年
关键词
Burn-In Test; Safety; Functional Test; Microprocessor; RISC-V;
D O I
10.1109/ETS56758.2023.10174232
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the domain of high reliability applications, Burn-In testing (BI) is always present since it is one of the prime countermeasures against the infant mortality phenomenon. Traditional static BI testing proves to be inefficient for modern circuit designs. As the devices' feature size scales down and their structural and architectural complexity increases, so does the complexity and cost of the BI test. Different BI methods are employed by the industry where stimuli are also applied to the devices under test (DUTs) in order to effectively stress and stimulate all nets of the design. One known industry practice resorts to Design for Testability (DfT) infrastructures (e.g., scan) and is based on the application of test vectors at low frequency to excite the DUT as much as possible with the goal of switching each net of the design at least once. In this paper we consider the case where the layout of the circuit is known and propose two novel methods able to automatically produce functional stimuli to switch pairs of neighboring nodes (i.e., nodes that are placed within a specified distance in the DUT) in short periods of time. This solution has been shown to be able to trigger some latent defects in a circuit better than other methods. As a case study, we target functional units within a RISC-V processor (RI5CY). We show that the functional stimuli generated by the exact method described in the paper are able to achieve optimal results (i.e., the maximum functional switching of neighboring pairs), thus maximizing the chance that their at-speed application can activate weak points in the circuit.
引用
收藏
页数:5
相关论文
共 16 条
[1]  
[Anonymous], SILV 45NM OP CELL LI
[2]  
Appello D., 2017, IEEE DESIGN AUTOMATI
[3]   An Optimized Test During Burn-In for Automotive SoC [J].
Appello, Davide ;
Bugeja, Conrad ;
Pollaccia, Giorgio ;
Bernardi, Paolo ;
Cantoro, Riccardo ;
Restifo, Marco ;
Sanchez, Ernesto ;
Venini, Federico .
IEEE DESIGN & TEST, 2018, 35 (03) :46-53
[4]   Effective SAT-based Solutions for Generating Functional Sequences Maximizing the Sustained Switching Activity in a Pipelined Processor [J].
Deligiannis, Nikolaos, I ;
Cantoro, Riccardo ;
Faller, Tobias ;
Paxian, Tobias ;
Becker, Bernd ;
Reorda, Matteo Sonza .
2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, :73-78
[5]   Maximizing the Switching Activity of Different Modules Within a Processor Core via Evolutionary Techniques [J].
Deligiannis, Nikolaos, I ;
Cantoro, Riccardo ;
Reorda, Matteo Sonza .
2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, :535-540
[6]  
Faller T., 2021, LATIN AM TEST S
[7]  
Gurumurthy S, 2007, PROC EUR TEST SYMP, P173
[8]   Advanced Burn-In - An Optimized Product Stress and Test Flow for Automotive Microcontrollers [J].
He, Chen .
2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
[9]   Wafer Level Stress: Enabling Zero Defect Quality for Automotive Microcontrollers without Package Burn-In [J].
He, Chen ;
Yu, Yanyao .
2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
[10]   Infant mortality TBThe lesser known reliability issue [J].
Mak, T. M. .
13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS, 2007, :122-122