CMOS phase-locked loops in ISSCC 2023

被引:1
|
作者
Zhang, Zhao [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Semicond, State Key Lab Superlatt & Microstruct, Beijing 100083, Peoples R China
[2] Univ Chinese Acad Sci, Ctr Mat Sci & Optoelect Engn, Beijing 100049, Peoples R China
基金
中国国家自然科学基金;
关键词
Compendex;
D O I
10.1088/1674-4926/44/5/050205
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
As discussed previously, PLLs reported in ISSCC 2023 shows several design trends, including design digit-al-intensive calibration, cascading several stage PLLs with different architectures, performance improvement with reference frequency multiplication, and high-performance design with lower supply voltage using multi-path architectures. Hence, in summary, the PLL future performance improvements rely more and more on the architecture and circuit in-novation rather than new process. © 2023 Chinese Institute of Electronics.
引用
收藏
页数:2
相关论文
共 50 条
  • [21] Design of high-performance CMOS charge pumps in phase-locked loops
    Rhee, W
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 545 - 548
  • [22] On phase-locked loops and Kalman filters
    Patapoutian, A
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1999, 47 (05) : 670 - 672
  • [23] HOW TO DESIGN PHASE-LOCKED LOOPS
    不详
    MICROWAVES, 1978, 17 (09): : 102 - 102
  • [24] CYCLE SLIPPING IN PHASE-LOCKED LOOPS
    TAUSWORTHE, R
    IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1967, CO15 (03): : 417 - +
  • [25] Advanced Digital Phase-Locked Loops
    Levantino, Salvatore
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [26] ON OPTIMUM DIGITAL PHASE-LOCKED LOOPS
    GUPTA, SC
    IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1968, CO16 (02): : 340 - &
  • [27] A Digital BIST for Phase-Locked Loops
    Sliech, Kevin
    Margala, Martin
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 134 - 142
  • [28] TRANSIENT EVENTS IN PHASE-LOCKED LOOPS
    PARK, JL
    AUSTRALIAN TELECOMMUNICATION RESEARCH, 1977, 11 (03): : 13 - 22
  • [29] INCREASING VERSATILITY OF PHASE-LOCKED LOOPS
    CHEUNG, WN
    ELECTRONIC ENGINEERING, 1978, 50 (610): : 51 - &
  • [30] Characterization and verification of phase-locked loops
    Egan, T
    Mourad, S
    IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1697 - 1702