A configurable hardware-efficient ECG classification inference engine based on CNN for mobile healthcare applications

被引:0
|
作者
Zhang, Chen [1 ]
Li, Jian [1 ]
Guo, Pengfei [1 ]
Li, Qiuping [1 ]
Zhang, Xing [1 ]
Wang, Xinan [1 ]
机构
[1] Peking Univ, Shenzhen Grad Sch, Key Lab Integrated Microsyst, Sch Elect & Comp Engn, Shenzhen 518055, Peoples R China
来源
MICROELECTRONICS JOURNAL | 2023年 / 141卷
关键词
ECG classification; 1-D CNN; Systolic array; Configurable; FPGA; NEURAL-NETWORK; PROCESSOR;
D O I
10.1016/j.mejo.2023.105969
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrocardiogram (ECG) processors for healthcare have been widely used, however most of them can only adapt to specific applications, lacking flexibility. For achieving scalable on-chip ECG classification, a flexible inference engine based on one-dimensional (1-D) convolutional neural network (CNN) is proposed. By utilizing the proposed computing strategy based on systolic arrays, filter level parallelism and output channel parallelism are achieved. The configurable processing units (PUs) and modifiable instruction registers allow this inference engine to support computing of 1-D convolutional layers or fully connected layers with different scales. Based on the proposed data buffers system with multi-level storage structure, the input feature values and weight values are reused, thereby reducing hardware overhead and memory access power. This design has been validated on FPGA using our proposed two arrhythmia classification models that represent low energy consumption and high accuracy requirements, achieving accuracy of 98.9% and 99.3%, respectively, with energy consumption of 2.05 mu J and 14.27 mu J per classification at 200 MHz. The hardware implementation results indicate that good configurability enables our design to adapt to different ECG classification scenarios, effectively improving the hardware universality in mobile healthcare applications.
引用
收藏
页数:12
相关论文
共 8 条
  • [1] A New Hardware-Efficient VLSI-Architecture of GoogLeNet CNN-Model Based Hardware Accelerator for Edge Computing Applications
    Islam, Md. Najrul
    Shrestha, Rahul
    Chowdhury, Shubhajit Roy
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 414 - 417
  • [2] Efficient Hardware Architecture of Convolutional Neural Network for ECG Classification in Wearable Healthcare Device
    Lu, Jiahao
    Liu, Dongsheng
    Liu, Zilong
    Cheng, Xuan
    Wei, Lai
    Zhang, Cong
    Zou, Xuecheng
    Liu, Bo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (07) : 2976 - 2985
  • [3] A hardware-efficient computing engine for FPGA-based deep convolutional neural network accelerator
    Li, Xueming
    Huang, Hongmin
    Chen, Taosheng
    Gao, Huaien
    Hu, Xianghong
    Xiong, Xiaoming
    MICROELECTRONICS JOURNAL, 2022, 128
  • [4] Hardware-Efficient Multipliers With FPGA-Based Approximation for Error-Resilient Applications
    Guo, Yi
    Zhou, Qilin
    Chen, Xiu
    Sun, Heming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, : 5919 - 5930
  • [5] An Energy-Efficient Configurable Coprocessor Based on 1-D CNN for ECG Anomaly Detection
    Zhang, Chen
    Huang, Zhijie
    Cheng, QianXi
    Zhou, Changchun
    Wang, Xin'an
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [6] An Energy-Efficient Configurable 1-D CNN-Based Multi-Lead ECG Classification Coprocessor for Wearable Cardiac Monitoring Devices
    Zhang, Chen
    Huang, Zhijie
    Zhou, Changchun
    Qie, Ao
    Wang, Xinan
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2025, 19 (02) : 317 - 331
  • [7] Efficient hardware design of a deep U-net model for pixel-level ECG classification in healthcare device
    Cheng, Xuan
    Liu, Dongsheng
    Lu, Jiahao
    Wei, Lai
    Hu, Ang
    Lei, Jianming
    Zou, Zhige
    Zou, Xuecheng
    Jiang, Quming
    MICROELECTRONICS JOURNAL, 2022, 126
  • [8] Novel CNN-Based AP2D-Net Accelerator: An Area and Power Efficient Solution for Real-Time Applications on Mobile FPGA
    Li, Shuai
    Sun, Kuangyuan
    Luo, Yukui
    Yadav, Nandakishor
    Choi, Ken
    ELECTRONICS, 2020, 9 (05)