A Radiation-Hardened Delay-Locked Loop Applied for Multiple Frequency Ranges

被引:0
|
作者
Chen, Yushi [1 ]
Zhuang, Yiqi [1 ]
机构
[1] Xidian Univ, Sch Microelect, 2 Taibai Rd, Xian, Shaanxi, Peoples R China
关键词
Delay-locked loop; radiation-hardened techniques; wide operation frequency range; single-event transient (SET); frequency detection module; accelerate module; DLL; INTERFACE; CIRCUIT; DESIGN;
D O I
10.1142/S0218126623500974
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A radiation-hardened delay-locked loop (DLL) applied for multiple frequency ranges is proposed in this paper. Novel and effective radiation-hardened techniques are applied in charge pump (CP) and voltage-controlled delay line (VCDL) to avoid inverted lock error and missing pulses error caused by single-event transient (SET). In order to ensure a wide operation frequency range, a frequency detection module is designed to detect the frequency of input signals and adjust the current source array of VCDL so as to change its delay time. Besides, an accelerate module is designed to reduce the lock time of DLL by providing an extra discharge current. According to the simulation results, the proposed DLL shows good performance when ion strikes occur and can work properly in a wide operation frequency range from 3.7GHz to 7.4GHz. Also, the proposed accelerate module helps to reduce lock time by 22.2%.
引用
收藏
页数:19
相关论文
共 50 条
  • [21] THEORY AND NOISE DYNAMICS OF DELAY-LOCKED LOOP
    LINDGREN, AG
    PINKOS, RF
    SCHUMACHER, ME
    IEEE TRANSACTIONS ON GEOSCIENCE ELECTRONICS, 1970, GE 8 (01): : 30 - +
  • [22] 1-GHz portable digital delay-locked loop with infinite phase capture ranges
    Minami, Koichiro
    Mizuno, Masayuki
    Yamaguchi, Hiroshi
    Nakano, Toshihiko
    Matsushima, Yusuke
    Sumi, Yoshikazu
    Sato, Takanori
    Yamashida, Hisashi
    Yamashina, Masakazu
    IEICE Transactions on Electronics, 2001, (02) : 220 - 228
  • [23] A 1-GHz portable digital delay-locked loop with infinite phase capture ranges
    Minami, K
    Mizuno, M
    Yamaguchi, H
    Nakano, T
    Matsushima, Y
    Sumi, Y
    Sato, T
    Yamashida, H
    Yamashina, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 220 - 228
  • [24] PERFORMANCE ANALYSIS OF NONCOHERENT DELAY-LOCKED LOOP IN MULTIPLE-ACCESS INTERFERENCE
    HONG, SE
    YOON, SY
    LEE, HS
    AHN, J
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1995, E78B (06) : 935 - 941
  • [25] Fault and Soft Error Tolerant Delay-Locked Loop
    Yang, Jun-Yu
    Huang, Shi-Yu
    2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 108 - 113
  • [26] A Clock Generator Based on Multiplying Delay-Locked Loop
    Hwang, Chorng-Sii
    Chu, Ting-Li
    Chen, Wen-Cheng
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 98 - 102
  • [27] Multimode clock generation using delay-locked loop
    Susplugas, O
    Philippe, P
    ELECTRONICS LETTERS, 2003, 39 (04) : 347 - 349
  • [28] A reduced reference spur multiplying delay-locked loop
    Wang, Xin Jie
    Kwasniewski, Tadeusz
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (08) : 1620 - 1627
  • [29] A Radiation-Hardened Frequency-Locked Loop On-Chip Oscillator with 33.6ppm/°C Stability for Space Applications
    Passos, F.
    Vieira, R.
    Canelas, A.
    Povoa, R.
    Lourenco, N.
    Horta, N.
    Guilherme, J.
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1704 - 1708
  • [30] A novel false lock detection technique for a wide frequency range delay-locked loop
    Aibara, Y
    Imaizumi, E
    Takagishi, H
    Matsuura, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (02) : 385 - 390