Design and control of bypass diode multilevel inverter using a single DC source

被引:7
|
作者
Hatas, Hasan [1 ]
Almali, Mehmet Nuri [1 ]
机构
[1] Van Yuzuncu Yil Univ, Dept Elect Engn, Van, Turkiye
关键词
Multilevel inverter; Inverter; FPGA implementation; WINDING INDUCTION-MOTOR; MODULATION; SIMULATION; TOPOLOGIES; DRIVES;
D O I
10.1016/j.epsr.2022.109039
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The main benefit of using asymmetrical sources in multilevel inverters is that the levels can be created with a minimum number of power sources. However, for most applications it is desirable to use multilevel inverters with a single DC source. In this study, a new topology is proposed to use a single DC source and achieve a low THD. In this topology, bypass diode technique is used and 31 levels are obtained. A small and inexpensive high -frequency link (HFL) is used to obtain the input voltages from a DC source. Nearest Level Control (NLC) and SPWM methods are applied to simulate the output waveform to the reference signal. The power distribution of the HFL voltage levels is designed by calculating according to the NLC method. The proposed topology is implemented in a simulation environment on a resistive load and filter. Experimental results and simulation results were confirmed. In the experimental study, FPGA was used to generate the signals. With the proposed 31-level topology, the output waveform THD value is obtained as 2.7% without filter.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Design of Single Phase Multilevel Cascade Inverter using GPI Controller
    Angara, Bhogeswara Rao
    Tripathi, M. M.
    2015 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATION ENGINEERING ICACCE 2015, 2015, : 427 - 431
  • [42] Reduced DC voltage source flying capacitor multicell multilevel inverter: analysis and implementation
    Sadigh, Arash Khoshkbar
    Dargahi, Vahid
    Abarzadeh, Mostafa
    Dargahi, Saeedeh
    IET POWER ELECTRONICS, 2014, 7 (02) : 439 - 450
  • [43] A New Asymmetric and Cascaded Switched Diode Multilevel Inverter Topology for Reduced Switches, DC Source and Blocked Voltage on Switches
    Ibrahim, S. A. Ahamed
    Anbalagan, P.
    Sathik, M. A. Jagabar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (04)
  • [44] A New Diode-Clamped Multilevel Inverter With Balance Voltages of DC Capacitors
    Shi, Shunji
    Wang, Xiangzhou
    Zheng, Shuhua
    Zhang, Yanxi
    Lu, Dongyuan
    IEEE TRANSACTIONS ON ENERGY CONVERSION, 2018, 33 (04) : 2220 - 2228
  • [45] A Single DC Source Switched-Capacitor Multilevel Inverter for High-Frequency AC System
    Dash, P. S.
    Das, S. P.
    2022 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS, PEDES, 2022,
  • [46] Design, Simulation and Development of Current Source Multilevel Inverter
    Tarpada, Akashkumar
    Chatrani, Karan
    Rathod, Mulav P.
    ADVANCES IN ELECTRIC POWER AND ENERGY INFRASTRUCTURE, 2020, 608 : 153 - 163
  • [47] A Predictive Capacitor Voltage Control of a Hybrid Cascaded Multilevel Inverter With a Single DC-Link and Reduced Common-Mode Voltage Operation
    Rahul, S. Arun
    Kaarthik, R. Sudharshan
    Gopakumar, K.
    Franquelo, Leopoldo G.
    Leon, Jose I.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (08) : 5285 - 5292
  • [48] Design and performance analysis of a single-source cascaded H-bridge multilevel inverter with switched rectifier
    Hatas, Hasan
    ENGINEERING RESEARCH EXPRESS, 2025, 7 (01):
  • [49] A Single-Phase 35-levels Cascaded PUC Multilevel Inverter Fed by a Single DC-Source
    Junior, Samuel C. S.
    Jacobina, Cursino
    Fabricio, Edgard L. L.
    2021 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2021, : 2467 - 2474
  • [50] A Novel Multilevel Inverter using Vector Control Method
    Tao, Yu
    Xu Qilei
    Park, Sungjun
    MECHANICAL AND ELECTRONICS ENGINEERING VI, 2014, 654 : 160 - 163