A Framework for Design, Verification, and Management of SoC Access Control Systems

被引:5
作者
Restuccia, Francesco [1 ]
Meza, Andres [2 ]
Kastner, Ryan
Oberg, Jason
机构
[1] Univ Calif San Diego, La Jolla, CA 92093 USA
[2] Univ Calif San Diego, Comparat Cognit Lab, La Jolla, CA 95134 USA
关键词
Access control; System-on-chip; Hardware; Microprogramming; IP networks; Engines; Safety; Access control systems; system-on-chip architectures; security verification; safety-critical systems; security-critical systems; ARCHITECTURE; SECURITY;
D O I
10.1109/TC.2022.3209923
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System-on-chip (SoC) architectures are a heterogeneous mix of microprocessors, custom accelerators, memories, interfaces, peripherals, and other resources. These resources communicate using complex on-chip interconnect networks that attempt to quickly and efficiently arbitrate memory transactions whose behaviors can vary drastically depending on the current mode of operation and system operating state. Security- and safety-critical applications require access control policies that define how these resources interact to ensure that malicious and unsafe behaviors do not occur. Aker is a design and verification framework for on-chip access control. The core of Aker is the access control wrapper (ACW)-a high-performance yet efficient hardware module that dynamically arbitrates on-chip communications. Aker distributes ACWs across the SoC and programs them to perform local access control. Aker provides a firmware generation tool and a property-driven security verification methodology to ensure that the ACWs are properly integrated and configured. Aker security verification confirms that the ACW behaves properly at IP level. It verifies the hardware root of trust firmware configures the ACW correctly. And it evaluates system-level security threats due to interactions between shared resources. Aker is experimentally validated on a Xilinx UltraScale+ programmable SoC. Additionally, an Aker access control system is integrated into the OpenPULP multicore archtiecture that uses OpenTitan hardware root-of-trust for firmware configuration.
引用
收藏
页码:386 / 400
页数:15
相关论文
共 43 条
[1]  
Aftabjahani S, 2021, PROC IEEE VLSI TEST, P1
[2]  
[Anonymous], OP COR PROT SPEC V3
[3]  
[Anonymous], ZYNQ ULTRASCALE TECH
[4]  
[Anonymous], AMBA AXI ACE PROT SP
[5]  
[Anonymous], 2017, SYST INT LOOG AN V1
[6]  
[Anonymous], AKER GITHUB REPOSITO
[7]  
[Anonymous], IS METH ZYNQ ULTRASC
[8]  
[Anonymous], CWE OFF WEBP
[9]  
[Anonymous], SIFIVE TILELINK SPEC
[10]  
[Anonymous], CYC RAD S OFF WEBS