共 23 条
[1]
[Anonymous], 2011, IEEE GUIDE DESIGN OP, P1, DOI [DOI 10.1109/IEEESTD.2011.5706451, DOI 10.1109/IEEESTD.2011.5960751, 10.1109/IEEESTD.2011.5960751]
[2]
Chatterjee A, 2012, ICCAD-IEEE ACM INT, P553
[3]
Deyati Sabyasachi, 2016, 2016 IEEE 34th VLSI Test Symposium (VTS), P1, DOI 10.1109/VTS.2016.7477283
[4]
Deyati S., 2017, THESIS GEORGIA I TEC
[5]
Deyati S, 2017, DES AUT TEST EUROPE, P274, DOI 10.23919/DATE.2017.7926997
[6]
VAST: Post-Silicon VAlidation and Diagnosis of RF/Mixed-Signal Circuits Using Signature Tests
[J].
2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID),
2013,
:314-319
[7]
Deyati Sabyasachi., 2014, Proceedings of the 32nd VLSI Test Symposium, P1
[9]
Towards formal verification of analog designs
[J].
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS,
2004,
:210-217