BISCC: A Novel Approach to Built In State Consistency Checking For Quick Volume Validation of Mixed-Signal/RF Systems

被引:0
作者
Deyati, Sabyasachi [1 ]
Muldrey, Barry [1 ]
Chatterjee, Abhijit [1 ]
机构
[1] Georgia Inst Technol, Elect & Comp Engn, Atlanta, GA 30332 USA
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2023年 / 39卷 / 03期
关键词
Electrical validation; System testing; System verification; Analog circuits; State-dpace methods; POST-SILICON VALIDATION; DEFECTS;
D O I
10.1007/s10836-023-06062-x
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The increasing integration of mixed-signal systems in System-on-Chips (SoCs) and System-on-Packages (SoPs) has made pre and post-silicon validation more challenging. This is due to the lack of automated design checking algorithms and the inability to control and observe internal circuit nodes in post-silicon. While digital scan chains can provide observability of internal digital circuit states, analog scan chains encounter issues such as signal integrity, bandwidth, and circuit loading. To address these challenges, a new approach based on built-in state consistency checking (BISCC) is proposed in this paper. The BISCC technique enables both pre and post-silicon validation of mixed-signal/RF systems without the need for manual checks. The approach is supported by a design-for-validation (DfV) methodology, which inserts a minimum amount of circuitry into mixed-signal systems to detect and diagnose design bugs. The core idea is to apply two spectrally diverse stimuli to the circuit under test (CUT) in a way that results in the same circuit state (observed voltage/current values at internal or external circuit nodes). By comparing the resulting state values, design bugs can be detected efficiently without manual checks. The proposed BISCC approach does not make assumptions about the nature of the detected bugs and is steered towards detecting the most likely design bugs. The effectiveness of the approach is demonstrated through test cases for both pre and post-silicon design bug detection and diagnosis.
引用
收藏
页码:303 / 322
页数:20
相关论文
共 23 条
[1]  
[Anonymous], 2011, IEEE GUIDE DESIGN OP, P1, DOI [DOI 10.1109/IEEESTD.2011.5706451, DOI 10.1109/IEEESTD.2011.5960751, 10.1109/IEEESTD.2011.5960751]
[2]  
Chatterjee A, 2012, ICCAD-IEEE ACM INT, P553
[3]  
Deyati Sabyasachi, 2016, 2016 IEEE 34th VLSI Test Symposium (VTS), P1, DOI 10.1109/VTS.2016.7477283
[4]  
Deyati S., 2017, THESIS GEORGIA I TEC
[5]  
Deyati S, 2017, DES AUT TEST EUROPE, P274, DOI 10.23919/DATE.2017.7926997
[6]   VAST: Post-Silicon VAlidation and Diagnosis of RF/Mixed-Signal Circuits Using Signature Tests [J].
Deyati, Sabyasachi ;
Banerjee, Aritra ;
Muldrey, Barry J. ;
Chatterjee, Abhijit .
2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, :314-319
[7]  
Deyati Sabyasachi., 2014, Proceedings of the 32nd VLSI Test Symposium, P1
[8]   On detection of resistive bridging defects by low-temperature and low-voltage testing [J].
Engelke, Piet ;
Polian, Ilia ;
Renovell, Michel ;
Kundu, Sandip ;
Seshadri, Bharath ;
Becker, Bemd .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (02) :327-338
[9]   Towards formal verification of analog designs [J].
Gupta, S ;
Krogh, BH ;
Rutenbar, RA .
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :210-217
[10]   Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection [J].
Lin, David ;
Hong, Ted ;
Li, Yanjing ;
Eswaran, S. ;
Kumar, Sharad ;
Fallah, Farzan ;
Hakim, Nagib ;
Gardner, Donald S. ;
Mitra, Subhasish .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (10) :1573-1590