Low-Temperature Deuterium Annealing for High-Performance and Reliable Poly-Si Channel Thin-Film Transistors

被引:3
作者
Kil, Tae-Hyun [1 ]
Kim, Jae-Hun [1 ]
Ku, Ja-Yun [1 ]
Wang, Dong-Hyun [1 ]
Jung, Dae-Han [1 ]
Kang, Moon-Hee [1 ]
Park, Jun-Young [1 ]
机构
[1] Chungbuk Natl Univ, Sch Elect Engn, Cheongju 28644, South Korea
关键词
Logic gates; TV; Dielectrics; Annealing; Thin film transistors; Deuterium; Silicon; Hot-carrier injection (HCI); interface trap; low-temperature deuterium annealing (LTDA); roughness; thin-film transistors (TFTs); OXIDE BOX INTERFACE; SILICON; HYDROGENATION;
D O I
10.1109/TED.2023.3344090
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Post-metallization annealing (PMA) is used indevice fabrication to improve MOSFET performance andreliability and is typically carried out at 400 degrees C or higher.However, high-temperature PMA can result in unexpectedjunction modifications and dopant deactivation. As an alter-native, low-temperature deuterium annealing (LTDA), whichis performed at an annealing temperature 100(degrees)C lower thanthe conventional PMA, is introduced. The LTDA effectivelyreduces the traps in the silicon channel and SiO(2 )dielectric[e.g., gate dielectric and buried oxide (BOX)] with a low-thermal budget. Poly-Si channel thin-film transistors (TFTs)are fabricated as test vehicles (TVs) to verify the impactof LTDA. The electrical characterization of subthresholdswing (SS), threshold voltage (V-TH),ON-state current (ION),OFF-state current (I-OFF), and gate leakage (IG) is com-paratively studied with and without LTDA. The long-termreliability of the device following LTDA under hot-carrierinjection (HCI) stress condition is confirmed. Finally, further investigation was carried out on the reduced sheetresistance (R-sheet) and surface roughness of the poly-Sigate. The improvement of poly-Si roughness under diluteddeuterium ambient is investigated for the first time.
引用
收藏
页码:1078 / 1083
页数:6
相关论文
共 33 条
[1]   A review of hot-carrier degradation mechanisms in MOSFETs [J].
Acovic, A ;
LaRosa, G ;
Sun, YC .
MICROELECTRONICS AND RELIABILITY, 1996, 36 (7-8) :845-869
[2]   STM-induced H atom desorption from Si(100): Isotope effects and site selectivity [J].
Avouris, P ;
Walkup, RE ;
Rossi, AR ;
Shen, TC ;
Abeln, GC ;
Tucker, JR ;
Lyding, JW .
CHEMICAL PHYSICS LETTERS, 1996, 257 (1-2) :148-154
[3]   Scaling the gate dielectric: Materials, integration, and reliability [J].
Buchanan, DA .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (03) :245-264
[4]   PASSIVATION AND DEPASSIVATION OF SILICON DANGLING BONDS AT THE SI/SIO2 INTERFACE BY ATOMIC-HYDROGEN [J].
CARTIER, E ;
STATHIS, JH ;
BUCHANAN, DA .
APPLIED PHYSICS LETTERS, 1993, 63 (11) :1510-1512
[5]   Threshold voltage extraction methods for MOS transistors [J].
Dobrescu, L ;
Petrov, M ;
Dobrescu, D ;
Ravariu, C .
2000 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, CAS 2000 PROCEEDINGS, 2000, :371-374
[6]   CORRELATION OF STRESS-INDUCED LEAKAGE CURRENT IN THIN OXIDES WITH TRAP GENERATION INSIDE THE OXIDES [J].
DUMIN, DJ ;
MADDUX, JR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (05) :986-993
[7]   Effect of High Pressure Hydrogen or Deuterium Anneal on Polysilicon Channel Field Effect Transistors [J].
Hyun-Joon Bang ;
Manh-Cuong Nguyen ;
Lee, Dong-Hwi ;
An Hoang Thuy Nguyen ;
Kang, Sol ;
Choi, Jae-Won ;
Han, Soo Yeun ;
Choi, Rino .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (10) :10341-10345
[8]  
JOHNSON NM, 1981, J VAC SCI TECHNOL, V19, P390, DOI 10.1116/1.571070
[9]   High Pressure Deuterium Annealing for Improved Immunity Against Stress-Induced Threshold Voltage Degradation [J].
Jung, Dae-Han ;
Shin, Woo Cheol ;
Kim, Min-Kyeong ;
Ku, Ja-Yun ;
Wang, Dong-Hyun ;
Lee, Khwang-Sun ;
Park, Jun-Young .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2022, 22 (03) :457-461
[10]  
Jurczak M, 2009, 2009 IEEE INTERNATIONAL SOI CONFERENCE, P3