Novel Radiation-Hardened Designs of Hybrid Spintronic/CMOS Circuit for Multi-Node Upset Tolerance

被引:1
作者
Wang, Zihao [1 ]
Wang, You [2 ]
Cai, Hao [1 ]
机构
[1] Southeast Univ, Natl ASIC Syst Engn Ctr, Nanjing, Peoples R China
[2] Nanjing Univ Aeronaut & Astronaut, Coll Elect Informat & Engn, Nanjing, Peoples R China
来源
2023 IEEE 23RD INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO | 2023年
基金
中国国家自然科学基金;
关键词
STT-MRAM; radiation hardened; single-event upset; multi-node upset; IRRADIATION;
D O I
10.1109/NANO58406.2023.10231252
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Magnetic random access memory (MRAM) enables next-generation higher densities and radiation-hardened main working memory. However, its peripheral CMOS read/write circuits are susceptible to radiation effects. In this paper, we propose two radiation-hardened read circuits for spin transfer torque (STT) MRAM, one for high radiation intensity environments and another for low radiation intensity environments. On the basis of a CMOS 40 nm design kit and a physics-based STT-magnetic tunnel junction compact model, we complete function verification. The moderately-hardened sense amplifier can recover from all single-event upsets (SEUs) and partial double-node upsets (DNUs). The strongly-hardened sense amplifier can resist not only all SEUs and DNUs but also partial triple-node upsets (TNUs) and quadruple-node upsets (QNUs). Moreover, it achieves radiation tolerance up to 60pC.
引用
收藏
页码:203 / 208
页数:6
相关论文
共 25 条
[11]   Modeling and comparing CMOS implementations of the C-element [J].
Shams, M ;
Ebergen, JC ;
Elmasry, MI .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) :563-567
[12]   Novel Radiation Hardened SOT-MRAM Read Circuit for Multi-Node Upset Tolerance [J].
Shukla, Alok Kumar ;
Dhull, Seema ;
Nisar, Arshid ;
Soni, Sandeep ;
Bindal, Namita ;
Kaushik, Brajesh Kumar .
IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2022, 3 :78-84
[13]  
Tsuchida Kenji, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P258, DOI 10.1109/ISSCC.2010.5433948
[14]   Novel Radiation Hardening Read/Write Circuits Using Feedback Connections for Spin-Orbit Torque Magnetic Random Access Memory [J].
Wang, Bi ;
Wang, Zhaohao ;
Wu, Bi ;
Bai, Yumeng ;
Cao, Kaihua ;
Zhao, Yuanfu ;
Zhang, Youguang ;
Zhao, Weisheng .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (05) :1853-1862
[15]   Radiation-Hardening Techniques for Spin Orbit Torque-MRAM Peripheral Circuitry [J].
Wang, Bi ;
Wang, Zhaohao ;
Hu, Chunyan ;
Zhao, Yuanfu ;
Zhang, Youguang ;
Zhao, Weisheng .
IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (11)
[16]   Magnetic Random-Access Memory-Based Approximate Computing: An Overview [J].
Wang, You ;
Zhang, Kaili ;
Wu, Bo ;
Zhang, Deming ;
Zhao, Weisheng ;
Cai, Hao .
IEEE NANOTECHNOLOGY MAGAZINE, 2022, 16 (01) :25-32
[17]   High-Density NAND-Like Spin Transfer Torque Memory With Spin Orbit Torque Erase Operation [J].
Wang, Zhaohao ;
Zhang, Lei ;
Wang, Mengxing ;
Wang, Zilu ;
Zhu, Daoqian ;
Zhang, Youguang ;
Zhao, Weisheng .
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (03) :343-346
[18]   Design of a Highly Robust Triple-Node-Upset Self-Recoverable Latch [J].
Xu, Hui ;
Sun, Cong ;
Zhou, Le ;
Liang, Huaguo ;
Huang, Zhengfeng .
IEEE ACCESS, 2021, 9 :113622-113630
[19]  
Yan AB, 2022, DES AUT TEST EUROPE, P1257, DOI 10.23919/DATE54114.2022.9774665
[20]   Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS [J].
Yan, Aibin ;
Lai, Chaoping ;
Zhang, Yinlei ;
Cui, Jie ;
Huang, Zhengfeng ;
Song, Jie ;
Guo, Jing ;
Wen, Xiaoqing .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (01) :520-533