Novel discontinuous PWM for dc-link voltage balancing of multilevel quasi-nested topologies

被引:1
作者
Reusser, Carlos A. [1 ]
机构
[1] Pontificia Univ Catolica Valparaiso, Sch Elect Engn, Valparaiso, Chile
关键词
Multilevel converter; quasi-nested topology; reduced active switches; level-shifted PWM; dc-link voltage balancing strategy; discontinuous modulation; SPACE-VECTOR MODULATION; CONVERTER; EVOLUTION; INVERTERS;
D O I
10.1080/00207217.2022.2122085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The use of multilevel power converters for its application in high demanding industrial processes and grid connected renewable energy conversion systems has nowadays become the most suitable solution. The main advantages of these converter configurations are: reduction in the blocking voltage stress, lower harmonic ratings, smaller filters for output and input stages. The proposed quasi-nested topology merges the advantages of the classical multilevel topologies, such as the NPC and ANPC configurations, addressing less active switching devices, lower blocking voltage stress. A novel discontinuous modulation technique, with controlled discontinuous gain, is implemented in order to deal with the dc-link voltage unbalance. Simulation and experimental validation results in a scaled-down power 1,5 kW three-phase converter prototype under different operational conditions using different modulation index are presented. The proposed four-level converter topology allows generating an additional output voltage level with the same semiconductor count as conventional three-level inverters such as NPC and ANPC with superior waveform quality, with a THDv reduction of 34.54% in comparison to the clamped inverters. Experimental tests carried out in a 1.5 kW setup verify the feasibility of the proposed topology and the developed discontinuous modulation scheme, to achieve dc-link voltage compensation.
引用
收藏
页码:2010 / 2029
页数:20
相关论文
共 31 条
[1]   THE EVOLUTION OF POWER DEVICE TECHNOLOGY [J].
ADLER, MS ;
OWYANG, KW ;
BALIGA, BJ ;
KOKOSA, RA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (11) :1570-1591
[2]   Level-shifted PWM for cascaded multilevel inverters with even power distribution [J].
Angulo, Mauricio ;
Lezana, Pablo ;
Kouro, Sarnir ;
Rodriguez, Jose ;
Wu, Bin .
2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, :2373-2378
[3]   EVOLUTION OF MOS-BIPOLAR POWER SEMICONDUCTOR TECHNOLOGY [J].
BALIGA, BJ .
PROCEEDINGS OF THE IEEE, 1988, 76 (04) :409-418
[4]  
Boldea I., 1999, ELECT DRIVES
[5]  
Carrara G., 1992, IEEE Transactions on Power Electronics, V7, P497, DOI 10.1109/63.145137
[6]   Discontinuous Hybrid-PWM-Based DC-Link Voltage Balancing Algorithm for a Three-Level Neutral-Point-Clamped (NPC) Traction Inverter Drive [J].
Choudhury, Abhijit ;
Pillay, Pragasen ;
Williamson, Sheldon S. .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2016, 52 (04) :3071-3082
[7]  
Erickson R.W., 2001, Fundamentals of Power Electronics, V2nd ed., DOI 10.1007/b100747
[8]   The Age of Multilevel Converters Arrives [J].
Franquelo, Leopoldo G. ;
Rodriguez, Jose ;
Leon, Jose I. ;
Kouro, Samir ;
Portillo, Ramon ;
Prats, Maria M. .
IEEE INDUSTRIAL ELECTRONICS MAGAZINE, 2008, 2 (02) :28-39
[9]   Harmonic elimination technique for a single-phase multilevel converter with unequal DC link voltage levels [J].
Ghasemi, N. ;
Zare, F. ;
Boora, A. A. ;
Ghosh, A. ;
Langton, C. ;
Blaabjerg, F. .
IET POWER ELECTRONICS, 2012, 5 (08) :1418-1429
[10]  
Gonzalez SA, 2014, IND ELECTR SERIES, P1