Optimized Two-Step Store Control for MTJ-Based Nonvolatile Flip-Flops to Minimize Store Energy Under Process and Temperature Variations

被引:2
作者
Usami, Kimiyoshi [1 ]
Yokoyama, Daiki [1 ]
Kamei, Aika [2 ]
Amano, Hideharu [2 ]
Suzuki, Kenta [3 ]
Hiraga, Keizo [3 ]
Bessho, Kazuhiro [3 ]
机构
[1] Shibaura Inst Technol, Dept Comp Sci & Engn, Tokyo 1358548, Japan
[2] Keio Univ, Dept Informat & Comp Sci, Yokohama 2238522, Japan
[3] Sony Semicond Solut Corp, Atsugi 2430014, Japan
关键词
Latches; Magnetic tunneling; Flip-flops; Nonvolatile memory; Voltage; Switches; Magnetization; Analytical expression; energy minimization; magnetic tunneling junction (MTJ); nonvolatile flip-flop (NVFF); power gating (PG); process variation; store energy; temperature variation; WRITE-TERMINATION SCHEME;
D O I
10.1109/TVLSI.2023.3318468
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Introducing a magnetic tunneling junction (MTJ) into a flip-flop enables nonvolatile power gating (PG) but large store energy to MTJ is a critical concern. We propose an optimized two-step store (TSS) control to first perform a short store with an optimal time for all nonvolatile flip-flops (NVFFs) and then perform a long store only at the failed ones for reducing the store energy. As the key technologies to realize this, we present a verify-and-retryable NVFF (VR-NVFF) circuit enabling the TSS control and an analytical expression for the optimal short-store time (T-short_opt) minimizing the store energy. To examine the effectiveness of the optimized TSS control and the validity of analytically derived T-short_opt, we implemented the TSS control on a coarse-grained reconfigurable array (CGRA)-based accelerator chip and fabricated it in a 40-nm CMOS/MTJ hybrid process technology. Results demonstrated that analytical T-short_ opt showed a good agreement with the measured value (within 8% difference) under process and temperature variations. The TSS control with Tshort_ opt reduced the store energy to 0.32x of that of the conventional long-store-only technique. The break-even time (BET), which is the minimum power-gating time to get the gain in energy savings, was shortened to 0.51-0.7x by the TSS control, achieving the BET of 50-923 mu s in the range of 0 degrees C-80 degrees C.
引用
收藏
页码:89 / 102
页数:14
相关论文
共 34 条
  • [1] Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms
    Chabi, Djaafar
    Zhao, Weisheng
    Deng, Erya
    Zhang, Yue
    Ben Romdhane, Nesrine
    Klein, Jacques-Olivier
    Chappert, Claude
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (06) : 1755 - 1765
  • [2] Self-Referenced Single-Ended Resistance Monitoring Write Termination Scheme for STT-RAM Write Energy Reduction
    Choi, Sara
    Ahn, Hong Keun
    Song, Byungkyu
    Kang, Seung H.
    Jung, Seong-Ook
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (06) : 2481 - 2493
  • [3] A Variation-Aware Timing Modeling Approach for Write Operation in Hybrid CMOS/STT-MTJ Circuits
    De Rose, Raffaele
    Lanuzza, Marco
    Crupi, Felice
    Siracusano, Giulio
    Tomasello, Riccardo
    Finocchio, Giovanni
    Carpentieri, Mario
    Alioto, Massimo
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (03) : 1086 - 1095
  • [4] Flynn D., 2007, Low Power Methodology Manual
  • [5] Hanyu T, 2017, DES AUT TEST EUROPE, P548, DOI 10.23919/DATE.2017.7927048
  • [6] MTJ-Based State Retentive Flip-Flop With Enhanced-Scan Capability to Sustain Sudden Power Failure
    Iyengar, Anirudh Srikant
    Ghosh, Swaroop
    Jang, Jae-Won
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (08) : 2062 - 2068
  • [7] Izumi S, 2014, BIOMED CIRC SYST C, P280, DOI 10.1109/BioCAS.2014.6981717
  • [8] A Variation-Aware MTJ Store Energy Estimation Model for Edge Devices With Verify-and-Retryable Nonvolatile Flip-Flops
    Kamei, Aika
    Amano, Hideharu
    Kojima, Takuya
    Yokoyama, Daiki
    Usami, Kimiyoshi
    Hiraga, Keizo
    Suzuki, Kenta
    Bessho, Kazuhiro
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (04) : 532 - 542
  • [9] Energy saving in a multi-context coarse grained reconfigurable array with non-volatile flip-flops
    Kamei, Aika
    Kojima, Takuya
    Amano, Hideharu
    Yokoyama, Daiki
    Miyauchi, Hisato
    Usami, Kimiyoshi
    Hiraga, Keizo
    Suzuki, Kenta
    Bessho, Kazuhiro
    [J]. 2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 273 - 280
  • [10] Time-resolved reversal of spin-transfer switching in a nanomagnet
    Koch, RH
    Katine, JA
    Sun, JZ
    [J]. PHYSICAL REVIEW LETTERS, 2004, 92 (08)