Neutrons;
SRAM cells;
Alpha particles;
Ions;
FinFETs;
Transistors;
Integrated circuits;
Multicell upset (MCU);
single event;
static random access memory (SRAM);
SINGLE EVENT UPSETS;
MULTIPLE BIT UPSETS;
90 NM CMOS;
SOFT ERRORS;
MITIGATION;
D O I:
10.1109/TNS.2023.3240318
中图分类号:
TM [电工技术];
TN [电子技术、通信技术];
学科分类号:
0808 ;
0809 ;
摘要:
Single-port (SP) and two-port (TP) static random access memory (SRAM) designs in a 5-nm bulk FinFET node were tested for multicell upset (MCU) vulnerability against alpha particles, 14-MeV neutrons, thermal neutrons, and heavy ions with nominal and reduced supply voltages. MCU contributions to single-event upset (SEU) rates and observed bitline (BL) upset ranges are presented for each particle as a function of supply voltage. Results show that MCUs account for a majority of events from high linear energy transfer (LET) particles and neutrons at lower supply voltages. MCU shapes are shown for various sizes of upset clusters.