Handling Orientation and Aspect Ratio of Modules in Electrostatics-based Large Scale Fixed-Outline Floorplanning

被引:0
作者
Huang, Fuxing [1 ]
Liu, Duanxiang [1 ]
Li, Xingquan [2 ]
Yu, Bei [3 ]
Zhu, Wenxing [1 ]
机构
[1] Fuzhou Univ, Fuzhou, Peoples R China
[2] Peng Cheng Lab, Hong Kong, Peoples R China
[3] Chinese Univ Hong Kong, Hong Kong, Peoples R China
来源
2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD | 2023年
基金
中国国家自然科学基金;
关键词
Fixed-outline floorplanning; Global floorplanning; Module rotation; Module sizing; Legalization; Constraint graph; PLACEMENT;
D O I
10.1109/ICCAD57390.2023.10323841
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we present an improved electrostatics-based analytical method for fixed-outline floorplanning, which incorporates module rotation and sizing driven by wirelength. To accurately compute the density function after module rotation, we propose a novel density calculation algorithm based on line drawing and polygon clipping algorithms commonly used in computer graphics. By using this algorithm, we are able to accurately compute the density function after module rotation without adding any complexity. Moreover, we propose a module legalization algorithm by adding module sizing and module rotation after the existing constraint graph adjustment step. Furthermore, we adopt a linear programming to minimize wirelength to improve the quality of the results. Experimental results demonstrate that our floorplanning algorithm achieves at least 5.9% and 11% reduction in half-perimeter wirelength on the HB+ and ami49_x benchmarks, respectively, compared to state-of-the-art floorplanners.
引用
收藏
页数:9
相关论文
共 23 条
  • [1] Unification of partitioning, placement and floorplanning
    Adya, SN
    Chaturvedi, S
    Roy, JA
    Papa, DA
    Markov, IL
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 550 - 557
  • [2] Fixed-outline floorplanning: Enabling hierarchical design
    Adya, SN
    Markov, IL
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) : 1120 - 1135
  • [3] [Anonymous], 1979, INT S MATH FDN COMPU
  • [4] ALGORITHM FOR COMPUTER CONTROL OF A DIGITAL PLOTTER
    BRESENHAM, JE
    [J]. IBM SYSTEMS JOURNAL, 1965, 4 (01) : 25 - 30
  • [5] NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints
    Chen, Tung-Chieh
    Jiang, Zhe-Wei
    Hsu, Tien-Chang
    Chen, Hsin-Chen
    Chang, Yao-Wen
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) : 1228 - 1240
  • [6] A new multilevel framework for large-scale interconnect-driven floorplanning
    Chen, Tung-Chieh
    Chang, Yao-Wen
    Lin, Shyh-Chang
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (02) : 286 - 294
  • [7] A robust mixed-size legalization and detailed placement algorithm
    Cong, Jason
    Xie, Min
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1349 - 1362
  • [8] Dinic E. A., 1970, Sov. Math. Dokl., V11, P1277
  • [9] Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs
    Hsu, Meng-Kai
    Chang, Yao-Wen
    [J]. 2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 657 - 662
  • [10] IBM Inc, IBM ILOG CPLEX