Sub-10 fJ/bit radiation-hard nanoelectromechanical non-volatile memory

被引:16
|
作者
Lee, Yong-Bok [1 ]
Kang, Min-Ho [2 ]
Choi, Pan-Kyu [1 ,3 ]
Kim, Su-Hyun [1 ,4 ]
Kim, Tae-Soo [1 ]
Lee, So-Young [1 ]
Yoon, Jun-Bo [1 ]
机构
[1] Korea Adv Inst Sci & Technol KAIST, Sch Elect Engn, 291 Daehak Ro, Daejeon 34141, South Korea
[2] Natl NanoFab Ctr NNFC, 291 Daehak Ro, Daejeon 34141, South Korea
[3] Taiwan Semicond Mfg Co TSMC Ltd, Fab 21, Phoenix, AZ USA
[4] SAMSUNG ELECT Co Ltd, 1 Samsungjeonja Ro, Hwaseong 18448, Gyeonggi Do, South Korea
基金
新加坡国家研究基金会;
关键词
SOFT;
D O I
10.1038/s41467-023-36076-0
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
With the exponential growth of the semiconductor industry, radiation hardness has become an indispensable property of memory devices. However, implementation of radiation-hardened semiconductor memory devices inevitably requires various radiation-hardening technologies from the layout level to the system level, and such technologies incur a significant energy overhead. Thus, there is a growing demand for emerging memory devices that are energy-efficient and intrinsically radiation-hard. Here, we report a nanoelectromechanical non-volatile memory (NEM-NVM) with an ultra-low energy consumption and radiation-hardness. To achieve an ultra-low operating energy of less than 10 fJ bit (-1), we introduce an out-of-plane electrode configuration and electrothermal erase operation. These approaches enable the NEM-NVM to be programmed with an ultra-low energy of 2.83 fJ bit(-1). Furthermore, due to its mechanically operating mechanisms and radiation robust structural material, the NEM-NVM retains its superb characteristics without radiation-induced degradation such as increased leakage current, threshold voltage shift, and unintended bit -flip even after 1 Mrad irradiation.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Non-Volatile Memory Forensic Analysis in Windows 10 IoT Core
    Castelo Gomez, Juan Manuel
    Roldan Gomez, Jose
    Carrillo Mondejar, Javier
    Martinez Martinez, Jose Luis
    ENTROPY, 2019, 21 (12)
  • [22] One-bit Non-Volatile Memory Cell Using Memristor and Transmission Gates
    Ho, Patrick W. C.
    Almurib, Haider Abbas F.
    Kumar, T. Nandha
    2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 244 - 248
  • [23] Reducing Bit Writes in Non-volatile Main Memory by Similarity-aware Compression
    Chen, Zhangyu
    Hua, Yu
    Zuo, Pengfei
    Sun, Yuanyuan
    Guo, Yuncheng
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [24] Total dose radiation effects in Si nanocrystal non-volatile memory transistors
    Petkov, MP
    Bell, LD
    Walters, RJ
    Atwater, HA
    MATERIALS FOR SPACE APPLICATIONS, 2005, 851 : 107 - 112
  • [25] Implementation of Six Bit ADC and DAC Using Quantum Dot Gate Non-Volatile Memory
    Supriya Karmakar
    John A. Chandy
    Faquir C. Jain
    Journal of Signal Processing Systems, 2014, 75 : 209 - 216
  • [26] Implementation of Six Bit ADC and DAC Using Quantum Dot Gate Non-Volatile Memory
    Karmakar, Supriya
    Chandy, John A.
    Jain, Faquir C.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (03): : 209 - 216
  • [27] ECC-Based Bit-Write Reduction Code Generation for Non-Volatile Memory
    Tawada, Masashi
    Kimura, Shinji
    Yanagisawa, Masao
    Togawa, Nozomu
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (12) : 2494 - 2504
  • [28] Test and failure analysis implications of a novel inter-bit dependency in a non-volatile memory
    Boyne, D
    Goertz, J
    Parsons, D
    ISTFA '97 - PROCEEDINGS OF THE 23RD INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 1997, : 25 - 30
  • [29] FREE-p: Protecting Non-Volatile Memory against both Hard and Soft Errors
    Yoon, Doe Hyun
    Muralimanohar, Naveen
    Chang, Jichuan
    Ranganathan, Parthasarathy
    Jouppi, Norman P.
    Erez, Mattan
    2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 466 - 477