共 55 条
- [1] Ajaykumar A., 2021, 2021 S VLSI TECHNOLO, P1
- [2] [Anonymous], 2018, JESD22A117 JEDEC
- [3] High-K incorporated in a SiON tunnel layer for 3D NAND programming voltage reduction [J]. 2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022), 2022, : 144 - 147
- [5] Choi ES, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
- [6] Choi S., 2015, 2015 IEEE ASIAN SOLI, P1, DOI [10.1109/ASSCC.2015.7387432, DOI 10.1109/ASSCC.2015.7387432]
- [7] Reviewing the Evolution of the NAND Flash Technology [J]. PROCEEDINGS OF THE IEEE, 2017, 105 (09) : 1609 - 1633
- [10] Florent K, 2018, INT EL DEVICES MEET, DOI 10.1109/IEDM.2018.8614710