共 26 条
[1]
Baek I. G., 2005, IEEE INT EL DEV M 20
[2]
Chen A., 2011, Solid State Electrochemistry II, V1st, P1, DOI DOI 10.1002/9783527635566
[3]
Fully Self-Aligned Via Integration for Interconnect Scaling Beyond 3nm Node
[J].
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM),
2021,
[6]
Perspective: New process technologies required for future devices and scaling
[J].
APL MATERIALS,
2018, 6 (05)
[9]
English C. D., 2016, 2016 IEEE INT EL DEV, p5.6.1