共 50 条
- [41] Design of a Hierarchical Clos-Benes Optical Network-on-Chip Architecture 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 525 - 530
- [43] A Constructive Heuristic for Application Mapping onto an Express Channel based Network-on-Chip 2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
- [44] A two-step genetic algorithm for mapping task graphs to a network on chip architecture EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 180 - 187
- [45] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms JOURNAL OF SUPERCOMPUTING, 2015, 71 (08): : 3116 - 3148
- [46] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms The Journal of Supercomputing, 2015, 71 : 3116 - 3148
- [47] Mapping Wired Links in a Hybrid Wired-Wireless Network-on-Chip 2020 X BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2020,
- [48] The Design and Implementation of a Hierarchical Network-on-Chip 2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2966 - 2974
- [49] Hierarchical network-on-chip design method Beijing Daxue Xuebao Ziran Kexue Ban, 2007, 5 (669-676):
- [50] Enhanced Fault-Tolerant Network-on-Chip Architecture Using Hierarchical Agents PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 141 - 146