Heuristic algorithm for task mapping problem in a hierarchical wireless network-on-chip architecture

被引:4
|
作者
Sacanamboy, Maribell [1 ]
机构
[1] Pontificia Univ Javeriana Cali, Dept Elect & Ciencias Comp, St 118,118-250,Canas Gordas,123,Valle, Cali, Colombia
来源
CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS | 2024年 / 27卷 / 01期
关键词
Wireless network-on-chip; Task mapping; Heuristic optimization; Entropy;
D O I
10.1007/s10586-022-03919-2
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Given the complexity and wide range of applications being developed for the Internet of Things (IoT) requiring an efficient mapping of application tasks in hardware resources, especially embedded systems, it is necessary to address the problem of resource optimization, taking into account constraints for energy consumption, latency, and bandwidth, among others. This paper proposes a population based multi-objective heuristic algorithm to solve the task mapping for an application into a hierarchical hardware architecture known as Wireless Network on Chip using a mathematical modeling, as well as Artificial Intelligence algorithms, that combine the strategies of neural networks and genetic algorithms. A Population Based Incremental Learning (PBIL) algorithm is used in this research to solve the task mapping problem oriented to IoT applications, allowing heterogeneous systems to be involved with different bandwidths, latencies and technologies. The optimization goals addressed in this paper are bandwidth, speedup, power consumption and communication cost. The PBIL algorithm was tested on synthetic applications with heavy workload, where performance is measured taking into account the combination of low power consumption and maximum speedup and bandwidth. Other tests carried out with the PBIL algorithm were aimed to reduce the cost of communication in task mapping for real applications such as Multi-Window Display (MWD) and MPEG4 decoder. The results obtained in both synthetic and real applications showed an improvement when Escort entropy was used compared to Renyi and Shannon. In the case of real applications, when using a 2D Mesh topology, an improvement of 15.25% for MWD and 40.32% for MPEG-4 was observed when compared to the ISFL algorithm. Also, when the Mesh-Star topology was used, better results were obtained compared to ISFL (48.74% MWD and 62.06% MPEG-4).
引用
收藏
页码:159 / 175
页数:17
相关论文
共 50 条
  • [41] Design of a Hierarchical Clos-Benes Optical Network-on-Chip Architecture
    Yao, Renjie
    Ye, Yaoyao
    Liu, Weichen
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 525 - 530
  • [42] An Effective Optimization Algorithm for Application Mapping in Network-on-Chip Designs
    Wang, Xinyu
    Choi, Tsan-Ming
    Yue, Xiaohang
    Zhang, Mengji
    Du, Wanyu
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2020, 67 (07) : 5798 - 5809
  • [43] A Constructive Heuristic for Application Mapping onto an Express Channel based Network-on-Chip
    D'souza, Sandeep
    Soumya, J.
    Chattopadhyay, Santanu
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [44] A two-step genetic algorithm for mapping task graphs to a network on chip architecture
    Lei, T
    Kumar, S
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 180 - 187
  • [45] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms
    Dehghani, Abbas
    Jamshidi, Kamal
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (08): : 3116 - 3148
  • [46] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms
    Abbas Dehghani
    Kamal Jamshidi
    The Journal of Supercomputing, 2015, 71 : 3116 - 3148
  • [47] Mapping Wired Links in a Hybrid Wired-Wireless Network-on-Chip
    Oliveira, Samuel da S.
    Lima, Guilherme Egle P.
    Pereira, Monica M.
    Kreutz, Marcio E.
    Carvalho, Bruno M.
    2020 X BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2020,
  • [48] The Design and Implementation of a Hierarchical Network-on-Chip
    Braham, Chorfi Chandarli
    Ji Weixing
    Zhang Lingyu
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2966 - 2974
  • [49] Hierarchical network-on-chip design method
    Microprocessor Research and Development Center, Peking University, Beijing 100871, China
    Beijing Daxue Xuebao Ziran Kexue Ban, 2007, 5 (669-676):
  • [50] Enhanced Fault-Tolerant Network-on-Chip Architecture Using Hierarchical Agents
    Valinataj, Mojtaba
    Liljeberg, Pasi
    Plosila, Juha
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 141 - 146