Heuristic algorithm for task mapping problem in a hierarchical wireless network-on-chip architecture

被引:4
|
作者
Sacanamboy, Maribell [1 ]
机构
[1] Pontificia Univ Javeriana Cali, Dept Elect & Ciencias Comp, St 118,118-250,Canas Gordas,123,Valle, Cali, Colombia
来源
CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS | 2024年 / 27卷 / 01期
关键词
Wireless network-on-chip; Task mapping; Heuristic optimization; Entropy;
D O I
10.1007/s10586-022-03919-2
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Given the complexity and wide range of applications being developed for the Internet of Things (IoT) requiring an efficient mapping of application tasks in hardware resources, especially embedded systems, it is necessary to address the problem of resource optimization, taking into account constraints for energy consumption, latency, and bandwidth, among others. This paper proposes a population based multi-objective heuristic algorithm to solve the task mapping for an application into a hierarchical hardware architecture known as Wireless Network on Chip using a mathematical modeling, as well as Artificial Intelligence algorithms, that combine the strategies of neural networks and genetic algorithms. A Population Based Incremental Learning (PBIL) algorithm is used in this research to solve the task mapping problem oriented to IoT applications, allowing heterogeneous systems to be involved with different bandwidths, latencies and technologies. The optimization goals addressed in this paper are bandwidth, speedup, power consumption and communication cost. The PBIL algorithm was tested on synthetic applications with heavy workload, where performance is measured taking into account the combination of low power consumption and maximum speedup and bandwidth. Other tests carried out with the PBIL algorithm were aimed to reduce the cost of communication in task mapping for real applications such as Multi-Window Display (MWD) and MPEG4 decoder. The results obtained in both synthetic and real applications showed an improvement when Escort entropy was used compared to Renyi and Shannon. In the case of real applications, when using a 2D Mesh topology, an improvement of 15.25% for MWD and 40.32% for MPEG-4 was observed when compared to the ISFL algorithm. Also, when the Mesh-Star topology was used, better results were obtained compared to ISFL (48.74% MWD and 62.06% MPEG-4).
引用
收藏
页码:159 / 175
页数:17
相关论文
共 50 条
  • [1] Heuristic algorithm for task mapping problem in a hierarchical wireless network-on-chip architecture
    Maribell Sacanamboy
    Cluster Computing, 2024, 27 : 159 - 175
  • [2] Adaptive Algorithm Based on Renyi's Entropy for Task Mapping in a Hierarchical Wireless Network-on-Chip Architecture
    Sacanamboy, Maribell
    Bolanos, Freddy
    Bernal, Alvaro
    COMPUTACION Y SISTEMAS, 2018, 22 (03): : 985 - 996
  • [3] HiWA: A Hierarchical Wireless Network-on-Chip Architecture
    Rezaei, Amin
    Safaei, Farshad
    Daneshtalab, Masoud
    Tenhunen, Hannu
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 499 - 505
  • [4] A novel hierarchical architecture for Wireless Network-on-Chip
    Bahrami, Bahareh
    Jamali, Mohammad Ali Jabraeil
    Saeidi, Shahram
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 120 : 307 - 321
  • [5] A hierarchical architecture based on traveling salesman problem for hybrid wireless network-on-chip
    Bahareh Bahrami
    Mohammad Ali Jabraeil Jamali
    Shahram Saeidi
    Wireless Networks, 2019, 25 : 2187 - 2200
  • [6] A hierarchical architecture based on traveling salesman problem for hybrid wireless network-on-chip
    Bahrami, Bahareh
    Jamali, Mohammad Ali Jabraeil
    Saeidi, Shahram
    WIRELESS NETWORKS, 2019, 25 (05) : 2187 - 2200
  • [7] Dynamic Application Mapping Algorithm for Wireless Network-on-Chip
    Rezaei, Amin
    Daneshtalab, Masoud
    Zhao, Danella
    Safaei, Farshad
    Wang, Xiaohang
    Ebrahimi, Masoumeh
    23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 421 - 424
  • [8] Hierarchical Architecture for Network-on-Chip Platform
    Lin, Liang-Yu
    Lin, Huang-Kai
    Wang, Cheng-Yeh
    Van, Lan-Da
    Jou, Jing-Yang
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 343 - +
  • [9] An Efficient Application Core Mapping Algorithm for Wireless Network-on-Chip
    Reddy, B. Naresh Kumar
    Kar, Subrat
    2021 IEEE 26TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2021), 2021, : 157 - 160
  • [10] Network-on-chip heuristic mapping algorithm based on isomorphism elimination for NoC optimisation
    Weng Xiaodong
    Liu Yi
    Yang Yintang
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06): : 272 - 280